# Digital Electronics \& Microprocessor 

## $5^{\text {th }}$ Semester

Diploma in Electrical and Electronics Engineering

Prepared By:
S Sanjay Kumar Patra
Department of Electrical and Electronics Engineering
Vedang Institute of Technology
Bhubaneswar, Khurda

SI.
No.

## BASICS OF DIGITAL ELECTRONICS

1.1 Binary, Octal, Hexadecimal number systems and compare with Decimal system.
1.2 Binary addition, subtraction, Multiplication and Division.
$1.3 \quad 1$ ' s complement and 2 's complement numbers for a binary number
1.4 Subtraction of binary numbers in 2 's complement method.
1.5 Use of weighted and Un-weighted codes \& write Binary equivalent number for a number in 8421, Excess-3 and Gray Code and vice-versa.
1.6 Importance of parity Bit.
1.7 Logic Gates: AND, OR, NOT, NAND, NOR and EX-OR gates with truth table.
1.8 Realize AND, OR, NOT operations using NAND, NOR gates.
1.9 Different postulates and De-Morgan's theorems in Boolean algebra.
1.10 Use Of Boolean Algebra For Simplification Of Logic Expression
1.11 Karnaugh Map For 2,3,4 Variable, Simplification Of SOP And POS Logic Expression Using KMap.

## COMBINATIONAL LOGIC CIRCUITS

2.1 Give the concept of combinational logic circuits.
2.2 Half adder circuit and verify its functionality using truth table.
2.3 Realize a Half-adder using NAND gates only and NOR gates only.
2.4 Full adder circuit and explain its operation with truth table.
2.5 Realize full-adder using two Half-adders and an OR - gate and write truth table
2.6 Full subtractor circuit and explain its operation with truth table.
2.7 Operation of 4 X 1 Multiplexers and 1 X 4 demultiplexer
2.8 Working of Binary-Decimal Encoder \& 3 X 8 Decoder.
2.9 Working of Two bit magnitude comparator.

## SEQUENTIAL LOGIC CIRCUITS

3.1 Give the idea of Sequential logic circuits.
3.2 State the necessity of clock and give the concept of level clocking and edge triggering,
3.3 Clocked SR flip flop with preset and clear inputs.
3.5 Construct level clocked JK flip flop using S-R flip-flop and explain with truth table
3.6 Concept of race around condition and study of master slave JK flip flop.
3.7 Give the truth tables of edge triggered D and T flip flops and draw their symbols.
3.8 Applications of flip flops.
3.9 Define modulus of a counter
3.10 4-bit asynchronous counter and its timing diagram.
3.11 Asynchronous decade counter
3.12 4-bit synchronous counter.
3.13 Distinguish between synchronous and asynchronous counters.
3.14 State the need for a Register and list the four types of registers.
3.15 Working of SISO, SIPO, PISO, PIPO Register with truth table using flip flo

## 8085 MICROPROCESSOR

4.1 Introduction to Microprocessors, Microcomputers
4.2 Architecture of Intel 8085A Microprocessor and description of each block.
4.3 Pin diagram and description.
4.4 Stack, Stack pointer \& stack top
4.5 Interrupts
4.6 Opcode\& Operand,
4.7 Differentiate between one byte, two byte \& three byte instruction with example.
4.8 Instruction set of 8085 example
4.9 Addressing mode
4.10 Fetch Cycle, Machine Cycle, Instruction Cycle, T-State
4.11 Timing Diagram for memory read, memory write, I/O read, I/O write
4.12 Timing Diagram for 8085 instruction
4.13 Counter and time delay.
4.14 Simple assembly language programming of 8085

## INTERFACING AND SUPPORT CHIPS

5.1 Basic Interfacing Concepts, Memory mapping \& I/O mapping
5.2 Functional block diagram and description of each block of Programmable peripheral interface Intel 8255 ,
5.3 Application using 8255: Seven segment LED display, Square wave generator, Traffic light Controller

## Unit-1

## Number System

When we type some letters or words, the computer translates them in numbers as computers can understand only numbers. A computer can understand the positional number system where there are only a few symbols called digits and these symbols represent different values depending on the position they occupy in the number.
The value of each digit in a number can be determined using -

- The digit
- The position of the digit in the number
- The base of the number system (where the base is defined as the total number of digits available in the number system)


## Decimal Number System

The number system that we use in our day-to-day life is the decimal number system. Decimal number system has base 10 as it uses 10 digits from 0 to 9 . In decimal number system, the successive positions to the left of the decimal point represent units, tens, hundreds, thousands, and so on.
Each position represents a specific power of the base (10). For example, the decimal number 1234 consists of the digit 4 in the units position, 3 in the tens position, 2 in the hundreds position, and 1 in the thousands position. Its value can be written as
$(1 \times 1000)+(2 \times 100)+(3 \times 10)+(4 \times 1)$
$\left(1 \times 10^{3}\right)+\left(2 \times 10^{2}\right)+\left(3 \times 10^{1}\right)+\left(4 \times 10^{0}\right)$
$1000+200+30+4$
1234
As a computer programmer or an IT professional, you should understand the following number systems which are frequently used in computers.

| S.No. | Number System and Description |
| :--- | :--- |
| 1 | Binary Number System <br> Base 2. Digits used :0, 1 |
| 2 | Octal Number System <br> Base 8. Digits used : 0 to 7 |
| 3 | Hexa Decimal Number System <br> Base 16. Digits used: 0 to 9, Letters used : A- F |

## Binary Number System

Characteristics of the binary number system are as follows -

- Uses two digits, 0 and 1
- Also called as base 2 number system
- Each position in a binary number represents a $\mathbf{0}$ power of the base (2). Example $2^{0}$
- Last position in a binary number represents a $\mathbf{x}$ power of the base (2). Example $2^{\mathrm{x}}$ where $\mathbf{x}$ represents the last position-1.

Example
Binary Number: $10101_{2}$
Calculating Decimal Equivalent -

| Step | Binary Number | Decimal Number |
| :--- | :--- | :--- |
| Step 1 | $10101_{2}$ | $\left(\left(1 \times 2^{4}\right)+\left(0 \times 2^{3}\right)+\left(1 \times 2^{2}\right)+\left(0 \times 2^{1}\right)+\left(1 \times 2^{0}\right)\right)_{10}$ |
| Step 2 | $10101_{2}$ | $(16+0+4+0+1)_{10}$ |


| Step 3 | $10101_{2}$ | $21_{10}$ |
| :--- | :--- | :--- |

Note $-10101_{2}$ is normally written as 10101 .

## Octal Number System

Characteristics of the octal number system are as follows -

- Uses eight digits, 0,1,2,3,4,5,6,7
- Also called as base 8 number system
- Each position in an octal number represents a $\mathbf{0}$ power of the base (8). Example $8^{0}$
- Last position in an octal number represents a $\mathbf{x}$ power of the base (8). Example $8^{\mathrm{x}}$ where $\mathbf{x}$ represents the last position-1

Example
Octal Number: 125708
Calculating Decimal Equivalent -

| Step | Octal Number | Decimal Number |
| :--- | :--- | :--- |
| Step 1 | $12570_{8}$ | $\left(\left(1 \times 8^{4}\right)+\left(2 \times 8^{3}\right)+\left(5 \times 8^{2}\right)+\left(7 \times 8^{1}\right)+\left(0 \times 8^{0}\right)\right)_{10}$ |
| Step 2 | $12570_{8}$ | $(4096+1024+320+56+0)_{10}$ |
| Step 3 | $12570_{8}$ | $5496_{10}$ |

Note $-12570_{8}$ is normally written as 12570 .

## Hexadecimal Number System

Characteristics of hexadecimal number system are as follows -

- Uses 10 digits and 6 letters, $0,1,2,3,4,5,6,7,8,9$, A, B, C, D, E, F
- Letters represent the numbers starting from 10. $A=10 . B=11, C=12, D=13, E=14, F=15$
- Also called as base 16 number system
- Each position in a hexadecimal number represents a $\mathbf{0}$ power of the base (16). Example, $16^{0}$
- Last position in a hexadecimal number represents a $\mathbf{x}$ power of the base (16). Example $16^{\mathrm{x}}$ where $\mathbf{x}$ represents the last position-1


## Example

Hexadecimal Number: 19FDE ${ }_{16}$ Calculating Decimal Equivalent -

| Step | Binary <br> Number | Decimal Number |
| :--- | :--- | :--- |
| Step 1 | $19 \mathrm{FDE}_{16}$ | $\left(\left(1 \times 16^{4}\right)+\left(9 \times 16^{3}\right)+\left(\mathrm{F} \times 16^{2}\right)+\left(\mathrm{D} \times 16^{1}\right)+\left(\mathrm{E} \times 16^{0}\right)\right)_{10}$ |
| Step 2 | $19 \mathrm{FDE}_{16}$ | $\left(\left(1 \times 16^{4}\right)+\left(9 \times 16^{3}\right)+\left(15 \times 16^{2}\right)+\left(13 \times 16^{1}\right)+\left(14 \times 16^{0}\right)\right)_{10}$ |
| Step 3 | $19 \mathrm{FDE}_{16}$ | $(65536+36864+3840+208+14)_{10}$ |
| Step 4 | $19 \mathrm{FDE}_{16}$ | $106462_{10}$ |

Note $-19 F D E_{16}$ is normally written as 19FDE.
Number Conversion
There are many methods or techniques which can be used to convert numbers from one base to another. In this chapter, we'll demonstrate the following -

- Decimal to Other Base System
- Other Base System to Decimal
- Other Base System to Non-Decimal
- Shortcut method - Binary to Octal
- Shortcut method - Octal to Binary
- Shortcut method - Binary to Hexadecimal
- Shortcut method - Hexadecimal to Binary


## Decimal to Other Base System

Step 1 - Divide the decimal number to be converted by the value of the new base.
Step 2 - Get the remainder from Step 1 as the rightmost digit (least significant digit) of the new base number.
Step 3 - Divide the quotient of the previous divide by the new base.
Step 4 - Record the remainder from Step 3 as the next digit (to the left) of the new base number.
Repeat Steps 3 and 4, getting remainders from right to left, until the quotient becomes zero in Step 3.
The last remainder thus obtained will be the Most Significant Digit (MSD) of the new base number.
Example
Decimal Number: 2910
Calculating Binary Equivalent -

| Step | Operation | Result | Remainder |
| :--- | :--- | :--- | :--- |
| Step 1 | $29 / 2$ | 14 | 1 |
| Step 2 | $14 / 2$ | 7 | 0 |
| Step 3 | $7 / 2$ | 3 | 1 |
| Step 4 | $3 / 2$ | 1 | 1 |
| Step 5 | $1 / 2$ | 0 | 1 |

As mentioned in Steps 2 and 4, the remainders have to be arranged in the reverse order so that the first remainder becomes the Least Significant Digit (LSD) and the last remainder becomes the Most Significant Digit (MSD).
Decimal Number : $29_{10}=$ Binary Number : 11101 2 .
Other Base System to Decimal System
Step 1 - Determine the column (positional) value of each digit (this depends on the position of the digit and the base of the number system).
Step 2 - Multiply the obtained column values (in Step 1) by the digits in the corresponding columns.
Step 3 - Sum the products calculated in Step 2. The total is the equivalent value in decimal.
Example
Binary Number: $11101_{2}$
Calculating Decimal Equivalent -

| Step | Binary Number | Decimal Number |
| :--- | :--- | :--- |
| Step 1 | $11101_{2}$ | $\left(\left(1 \times 2^{4}\right)+\left(1 \times 2^{3}\right)+\left(1 \times 2^{2}\right)+\left(0 \times 2^{1}\right)+\left(1 \times 2^{0}\right)\right)_{10}$ |
| Step 2 | $11101_{2}$ | $(16+8+4+0+1)_{10}$ |
| Step 3 | $11101_{2}$ | $29_{10}$ |

Binary Number : 111012 $=$ Decimal Number : 29 ${ }_{10}$
Other Base System to Non-Decimal System
Step 1 - Convert the original number to a decimal number (base 10).
Step 2 - Convert the decimal number so obtained to the new base number.
Example
Octal Number : $25_{8}$

Calculating Binary Equivalent -
Step 1 - Convert to Decimal

| Step | Octal Number | Decimal Number |
| :--- | :--- | :--- |
| Step 1 | $25_{8}$ | $\left(\left(2 \times 8^{1}\right)+\left(5 \times 8^{0}\right)\right)_{10}$ |
| Step 2 | $25_{8}$ | $(16+5)_{10}$ |
| Step 3 | $25_{8}$ | $21_{10}$ |

Octal Number : $25_{8}=$ Decimal Number : $21_{10}$
Step 2 - Convert Decimal to Binary

| Step | Operation | Result | Remainder |
| :--- | :--- | :--- | :--- |
| Step 1 | $21 / 2$ | 10 | 1 |
| Step 2 | $10 / 2$ | 5 | 0 |
| Step 3 | $5 / 2$ | 2 | 1 |
| Step 4 | $2 / 2$ | 1 | 0 |
| Step 5 | $1 / 2$ | 0 | 1 |
| Decimal Number $\cdot 21_{10}=$ Binary Number $\cdot 10101_{2}$ |  |  |  |

Decimal Number : $21_{10}=$ Binary Number : $10101_{2}$
Octal Number : $25_{8}=$ Binary Number : $10101_{2}$
Shortcut Method - Binary to Octal
Step 1 - Divide the binary digits into groups of three (starting from the right).
Step 2 - Convert each group of three binary digits to one octal digit.
Example
Binary Number : 10101 2
Calculating Octal Equivalent -

| Step | Binary Number | Octal Number |
| :--- | :--- | :--- |
| Step 1 | $10101_{2}$ | 010101 |
| Step 2 | $10101_{2}$ | $25_{8}$ |
| Step 3 | $10101_{2}$ |  |

Binary Number : $10101_{2}=$ Octal Number : $25_{8}$
Shortcut Method - Octal to Binary
Step 1 - Convert each octal digit to a 3-digit binary number (the octal digits may be treated as decimal for this conversion).
Step 2 - Combine all the resulting binary groups (of 3 digits each) into a single binary number.
Example
Octal Number : $25_{8}$
Calculating Binary Equivalent -

| Step | Octal Number | Binary Number |
| :--- | :--- | :--- |
| Step 1 | $25_{8}$ | $2_{10} 5_{10}$ |
| Step 2 | $25_{8}$ | $010_{2} 101_{2}$ |
| Step 3 | $25_{8}$ | $010101_{2}$ |

Octal Number : $25_{8}=$ Binary Number : $10101_{2}$
Shortcut Method - Binary to Hexadecimal

Step 1 - Divide the binary digits into groups of four (starting from the right).
Step 2 - Convert each group of four binary digits to one hexadecimal symbol.
Example
Binary Number : 10101 2
Calculating hexadecimal Equivalent -

| Step | Binary Number | Hexadecimal Number |
| :--- | :--- | :--- |
| Step 1 | $10101_{2}$ | 00010101 |
| Step 2 | $10101_{2}$ | $1_{10} 5_{10}$ |
| Step 3 | $10101_{2}$ | $15_{16}$ |

Binary Number : $10101_{2}=$ Hexadecimal Number : $15_{16}$
Shortcut Method - Hexadecimal to Binary
Step 1 - Convert each hexadecimal digit to a 4-digit binary number (the hexadecimal digits may be treated as decimal for this conversion).
Step 2 - Combine all the resulting binary groups (of 4 digits each) into a single binary number. Example
Hexadecimal Number : $15_{16}$
Calculating Binary Equivalent -

| Step | Hexadecimal Number | Binary Number |
| :--- | :--- | :--- |
| Step 1 | $15_{16}$ | $1_{10} 5_{10}$ |
| Step 2 | $15_{16}$ | $0001_{2} 0101_{2}$ |
| Step 3 | $15_{16}$ | $00010101_{2}$ |

Hexadecimal Number : $15_{16}=$ Binary Number : $10101_{2}$

## Unsigned Numbers

Unsigned numbers contain only magnitude of the number. They don't have any sign. That means all unsigned binary numbers are positive. As in decimal number system, the placing of positive sign in front of the number is optional for representing positive numbers. Therefore, all positive numbers including zero can be treated as unsigned numbers if positive sign is not assigned in front of the number.

## Signed Numbers

Signed numbers contain both sign and magnitude of the number. Generally, the sign is placed in front of number. So, we have to consider the positive sign for positive numbers and negative sign for negative numbers. Therefore, all numbers can be treated as signed numbers if the corresponding sign is assigned in front of the number.
If sign bit is zero, which indicates the binary number is positive. Similarly, if sign bit is one, which indicates the binary number is negative.

## Representation of Un-Signed Binary Numbers

The bits present in the un-signed binary number holds the magnitude of a number. That means, if the un-signed binary number contains ' $\mathbf{N}$ ' bits, then all $\mathbf{N}$ bits represent the magnitude of the number, since it doesn't have any sign bit.

## Example

Consider the decimal number 108. The binary equivalent of this number is $\mathbf{1 1 0 1 1 0 0}$. This is the representation of unsigned binary number.
$108108_{10}=11011001101100_{2}$
It is having 7 bits. These 7 bits represent the magnitude of the number 108.

## Representation of Signed Binary Numbers

The Most Significant Bit MSB of signed binary numbers is used to indicate the sign of the numbers. Hence, it is also called as sign bit. The positive sign is represented by placing ' 0 ' in the sign bit. Similarly, the negative sign is represented by placing ' 1 ' in the sign bit.
If the signed binary number contains ' N ' bits, then $\mathrm{N}-1$ bits only represent the magnitude of the number since one bit MSB is reserved for representing sign of the number.
There are three types of representations for signed binary numbers

- Sign-Magnitude form
- 1's complement form
- 2's complement form

Representation of a positive number in all these 3 forms is same. But, only the representation of negative number will differ in each form.

## Example

Consider the positive decimal number $\mathbf{+ 1 0 8}$. The binary equivalent of magnitude of this number is 1101100 . These 7 bits represent the magnitude of the number 108. Since it is positive number, consider the sign bit as zero, which is placed on left most side of magnitude.
$+108+108_{10}=0110110001101100_{2}$
Therefore, the signed binary representation of positive decimal number +108 is $\mathbf{0 1 1 0 1 1 0 0}$. So, the same representation is valid in sign-magnitude form, 1 's complement form and 2's complement form for positive decimal number +108.

## Sign-Magnitude form

In sign-magnitude form, the MSB is used for representing sign of the number and the remaining bits represent the magnitude of the number. So, just include sign bit at the left most side of unsigned binary number. This representation is similar to the signed decimal numbers representation.

## Example

Consider the negative decimal number -108. The magnitude of this number is 108 . We know the unsigned binary representation of 108 is 1101100 . It is having 7 bits. All these bits represent the magnitude.
Since the given number is negative, consider the sign bit as one, which is placed on left most side of magnitude.
$-108-108_{10}=1110110011101100_{2}$
Therefore, the sign-magnitude representation of -108 is $\mathbf{1 1 1 0 1 1 0 0}$.

## 1's complement form

The 1's complement of a number is obtained by complementing all the bits of signed binary number. So, 1's complement of positive number gives a negative number. Similarly, 1 's complement of negative number gives a positive number.
That means, if you perform two times 1's complement of a binary number including sign bit, then you will get the original signed binary number.

## Example

Consider the negative decimal number $\mathbf{- 1 0 8}$. The magnitude of this number is 108 . We know the signed binary representation of 108 is 01101100 .
It is having 8 bits. The MSB of this number is zero, which indicates positive number. Complement of zero is one and vice-versa. So, replace zeros by ones and ones by zeros in order to get the negative number.
$-108-108_{10}=1001001110010011_{2}$
Therefore, the $\mathbf{1}$ 's complement of $108108_{10}$ is $1001001110010011_{2}$.
2's complement form
The 2's complement of a binary number is obtained by adding one to the 1's complement of signed binary number. So, 2's complement of positive number gives a negative number. Similarly, 2's complement of negative number gives a positive number.
That means, if you perform two times 2's complement of a binary number including sign bit, then you will get the original signed binary number.

## Example

Consider the negative decimal number -108
We know the 1's complement of $(\mathbf{1 0 8})_{\mathbf{1 0}_{0}}$ is $(\mathbf{1 0 0 1 0 0 1 1})_{\mathbf{2}}$
2 's compliment of $108108_{10}=1$ 's compliment of $108108_{10}+1$.
$=10010011+1$
$=10010100$
Therefore, the 2 's complement of $108108_{10}$ is $1001010010010100_{2}$.

## BINARY ARITHMATICS

## Addition of two Signed Binary Numbers

Consider the two signed binary numbers A \& B, which are represented in 2's complement form. We can perform the addition of these two numbers, which is similar to the addition of two unsigned binary numbers. But, if the resultant sum contains carry out from sign bit, then discard ignoret in order to get the correct value.
If resultant sum is positive, you can find the magnitude of it directly. But, if the resultant sum is negative, then take 2 's complement of it in order to get the magnitude.

Example 1
Let us perform the addition of two decimal numbers $\boldsymbol{+ 7}$ and $\mathbf{+ 4}$ using 2 's complement method.
The 2's complement representations of +7 and +4 with 5 bits each are shown below.
$+7+7_{10}=0011100111_{2}$
$+4+4_{10}=0010000100_{2}$
The addition of these two numbers is
$+7+7_{10}++4+4_{10}=0011100111_{2}+0010000100_{2}$
$\Rightarrow+7+7_{10}++4+4_{10}=0101101011_{2}$.
The resultant sum contains 5 bits. So, there is no carry out from sign bit. The sign bit ' 0 ' indicates that the resultant sum is positive. So, the magnitude of sum is 11 in decimal number system. Therefore, addition of two positive numbers will give another positive number.
Example 2
Let us perform the addition of two decimal numbers $\mathbf{- 7}$ and $\mathbf{- 4}$ using 2's complement method.
The 2's complement representation of -7 and -4 with 5 bits each are shown below.
$-7-7_{10}=1100111001_{2}$
$-4-4_{10}=1110011100_{2}$
The addition of these two numbers is
$-7-7_{10}+-4-4_{10}=1100111001_{2}+1110011100_{2}$
$\Rightarrow-7-7_{10}+-4-4_{10}=110101110101_{2}$.
The resultant sum contains 6 bits. In this case, carry is obtained from sign bit. So, we can remove it
Resultant sum after removing carry is $-7-7_{10}+-4-4_{10}=1010110101_{2}$.
The sign bit ' 1 ' indicates that the resultant sum is negative. So, by taking 2 's complement of it we will get the magnitude of resultant sum as 11 in decimal number system. Therefore, addition of two negative numbers will give another negative number.

## Subtraction of two Signed Binary Numbers

Consider the two signed binary numbers A \& B, which are represented in 2's complement form. We know that 2's complement of positive number gives a negative number. So, whenever we have to subtract a number B from number
A, then take 2 's complement of B and add it to A . So, mathematically we can write it as
$\mathbf{A}-\mathbf{B}=\mathbf{A}+$ 2'scomplementofB2'scomplementofB $^{\prime}$
Similarly, if we have to subtract the number A from number B, then take 2's complement of A and add it to B. So, mathematically we can write it as
$\mathbf{B}-\mathbf{A}=\mathbf{B}+2$ 'scomplementofA2'scomplementofA
So, the subtraction of two signed binary numbers is similar to the addition of two signed binary numbers. But, we have to take 2's complement of the number, which is supposed to be subtracted. This is the advantage of 2's complement technique. Follow, the same rules of addition of two signed binary numbers.
Example 3
Let us perform the subtraction of two decimal numbers $\mathbf{+ 7}$ and $\mathbf{+ 4}$ using 2 's complement method.
The subtraction of these two numbers is
$+7+7_{10}-+4+4_{10}=+7+7_{10}+-4-4_{10}$.
The 2's complement representation of +7 and -4 with 5 bits each are shown below.
$+7+7_{10}=0011100111_{2}$
$+4+4_{10}=1110011100_{2}$
$\Rightarrow+7+7_{10}++4+4_{10}=0011100111_{2}+1110011100_{2}=0001100011_{2}$
Here, the carry obtained from sign bit. So, we can remove it. The resultant sum after removing carry is
$+7+7_{10}++4+4_{10}=0001100011_{2}$
The sign bit ' 0 ' indicates that the resultant sum is positive. So, the magnitude of it is 3 in decimal number system.
Therefore, subtraction of two decimal numbers +7 and +4 is +3 .
Example 4
Let us perform the subtraction of two decimal numbers $\mathbf{+ 4}$ and $\mathbf{+ 7}$ using 2's complement method.
The subtraction of these two numbers is
$+4+4_{10}-+7+7_{10}=+4+4_{10}+-7-7_{10}$.
The 2's complement representation of +4 and -7 with 5 bits each are shown below.
$+4+4_{10}=0010000100_{2}$
$-7-7_{10}=1100111001_{2}$
$\Rightarrow+4+4_{10}+-7-7_{10}=0010000100_{2}+1100111001_{2}=1110111101_{2}$
Here, carry is not obtained from sign bit. The sign bit ' 1 ' indicates that the resultant sum is negative. So, by taking 2 's complement of it we will get the magnitude of resultant sum as 3 in decimal number system. Therefore, subtraction of two decimal numbers +4 and +7 is -3 .

## CODES

n the coding, when numbers or letters are represented by a specific group of symbols, it is said to be that number or letter is being encoded. The group of symbols is called as code. The digital data is represented, stored and transmitted as group of bits. This group of bits is also called as binary code.
Binary codes can be classified into two types.

- Weighted codes
- Unweighted codes

If the code has positional weights, then it is said to be weighted code. Otherwise, it is an unweighted code. Weighted codes can be further classified as positively weighted codes and negatively weighted codes.
Binary Codes for Decimal digits
The following table shows the various binary codes for decimal digits 0 to 9 .

| Decimal Digit | 8421 Code | $\mathbf{2 4 2 1}$ Code | $\mathbf{8 4 - 2} \mathbf{- 1}$ Code | Excess 3 Code |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0000 | 0000 | 0000 | 0011 |
| 1 | 0001 | 0001 | 0111 | 0100 |
| 2 | 0010 | 0010 | 0110 | 0101 |
| 3 | 0011 | 0011 | 0101 | 0110 |
| 4 | 0100 | 0100 | 0100 | 0111 |
| 5 | 0101 | 1011 | 1011 | 1000 |
| 6 | 0110 | 1100 | 1010 | 1001 |
| 7 | 0111 | 1101 | 1001 | 1010 |
| 8 | 1000 | 1110 | 1000 | 1011 |
| 9 | 1001 | 1111 | 1111 | 1100 |
| 2 |  |  |  |  |

We have 10 digits in decimal number system. To represent these 10 digits in binary, we require minimum of 4 bits. But, with 4 bits there will be 16 unique combinations of zeros and ones. Since, we have only 10 decimal digits, the other 6 combinations of zeros and ones are not required.
8421 code

- The weights of this code are $8,4,2$ and 1 .
- This code has all positive weights. So, it is a positively weighted code.
- This code is also called as natural BCD Binary Coded Decimal code.


## Example

Let us find the BCD equivalent of the decimal number 786. This number has 3 decimal digits 7,8 and 6 . From the table, we can write the BCD 84218421 codes of 7,8 and 6 are 0111,1000 and 0110 respectively.
$\therefore 786786_{10}=011110000110011110000110_{\text {BCD }}$
There are 12 bits in BCD representation, since each BCD code of decimal digit has 4 bits.
2421 code

- The weights of this code are $2,4,2$ and 1 .
- This code has all positive weights. So, it is a positively weighted code.
- It is an unnatural BCD code. Sum of weights of unnatural BCD codes is equal to 9 .
- It is a self-complementing code. Self-complementing codes provide the 9's complement of a decimal number, just by interchanging 1's and 0's in its equivalent 2421 representation.


## Example

Let us find the 2421 equivalent of the decimal number 786. This number has 3 decimal digits 7,8 and 6 . From the table, we can write the 2421 codes of 7,8 and 6 are 1101,1110 and 1100 respectively.
Therefore, the 2421 equivalent of the decimal number 786 is $\mathbf{1 1 0 1 1 1 1 0 1 1 0 0}$.

## 84-2-1 code

- The weights of this code are $8,4,-2$ and -1 .
- This code has negative weights along with positive weights. So, it is a negatively weighted code.
- It is an unnatural BCD code.


## Basic Laws of Boolean Algebra

In this section, let us discuss about the Boolean postulates and basic laws that are used in Boolean algebra. These are useful in minimizing Boolean functions.

## Boolean Postulates

Consider the binary numbers 0 and 1 , Boolean variable x and its complement $\mathrm{x}^{\prime}$. Either the Boolean variable or complement of it is known as literal. The four possible logical OR operations among these literals and binary numbers are shown below.
$\mathrm{x}+0=\mathrm{x}$
$\mathrm{x}+1=1$
$\mathrm{x}+\mathrm{x}=\mathrm{x}$
$\mathrm{x}+\mathrm{x}^{\prime}=1$
Similarly, the four possible logical AND operations among those literals and binary numbers are shown below.
$\mathrm{x} .1=\mathrm{x}$
$\mathrm{x} .0=0$
$\mathrm{x} . \mathrm{x}=\mathrm{x}$
$\mathrm{x} . \mathrm{X}^{\prime}=0$
These are the simple Boolean postulates. We can verify these postulates easily, by substituting the Boolean variable with ' 0 ' or ' 1 '.
Note- The complement of complement of any Boolean variable is equal to the variable itself. i.e., $x^{\prime} x^{\prime \prime}=x$.

## Basic Laws of Boolean Algebra

Following are the three basic laws of Boolean Algebra.

- Commutative law
- Associative law
- Distributive law


## Commutative Law

If any logical operation of two Boolean variables give the same result irrespective of the order of those two variables, then that logical operation is said to be Commutative. The logical OR \& logical AND operations of two Boolean variables $x \& y$ are shown below
$x+y=y+x$
$\mathrm{x} . \mathrm{y}=\mathrm{y} . \mathrm{x}$
The symbol ' + ' indicates logical OR operation. Similarly, the symbol '.' indicates logical AND operation and it is optional to represent. Commutative law obeys for logical OR \& logical AND operations.

## Associative Law

If a logical operation of any two Boolean variables is performed first and then the same operation is performed with the remaining variable gives the same result, then that logical operation is said to be Associative. The logical OR \& logical AND operations of three Boolean variables $x, y \& z$ are shown below.
$x+(y+z)=(x+y)+z$
$x .(\mathrm{y} . \mathrm{z})=(\mathrm{x} . \mathrm{y}) . \mathrm{z}$
Associative law obeys for logical OR \& logical AND operations.
Distributive Law

If any logical operation can be distributed to all the terms present in the Boolean function, then that logical operation is said to be Distributive. The distribution of logical OR \& logical AND operations of three Boolean variables x, y \& z are shown below.
$x . y+z=x . y+x . z$
$x+y \cdot z=x+y \cdot x+z$
Distributive law obeys for logical OR and logical AND operations.
These are the Basic laws of Boolean algebra. We can verify these laws easily, by substituting the Boolean variables with ' 0 ' or ' 1 '.

## Theorems of Boolean Algebra

The following two theorems are used in Boolean algebra.

- Duality theorem
- DeMorgan's theorem


## Duality Theorem

This theorem states that the dual of the Boolean function is obtained by interchanging the logical AND operator with logical OR operator and zeros with ones. For every Boolean function, there will be a corresponding Dual function.
Let us make the Boolean equations relationsrelations that we discussed in the section of Boolean postulates and basic laws into two groups. The following table shows these two groups.

| Group1 | Group2 |
| :--- | :--- |
| $x+0=x$ | $x \cdot 1=x$ |
| $x+1=1$ | $x \cdot 0=0$ |
| $x+x=x$ | $x \cdot x=x$ |
| $x+x^{\prime}=1$ | $x \cdot x^{\prime}=0$ |
| $x+y=y+x$ | $x \cdot y=y \cdot x$ |
| $x+(y+z)=(x+y)+z$ | $x \cdot(y \cdot z)=(x \cdot y) \cdot z$ |
| $x \cdot y+z=x \cdot y+x \cdot z$ | $x+y \cdot z=x+y \cdot x+z$ |

In each row, there are two Boolean equations and they are dual to each other. We can verify all these Boolean equations of Group1 and Group2 by using duality theorem.

## DeMorgan's Theorem

This theorem is useful in finding the complement of Boolean function. It states that the complement of logical OR of at least two Boolean variables is equal to the logical AND of each complemented variable.
DeMorgan's theorem with 2 Boolean variables x and y can be represented as
$(x+y)^{\prime}=x^{\prime} \cdot y^{\prime}$
The dual of the above Boolean function is
(x.y) ${ }^{\prime}=x^{\prime}+y^{\prime}$

Therefore, the complement of logical AND of two Boolean variables is equal to the logical OR of each complemented variable. Similarly, we can apply DeMorgan's theorem for more than 2 Boolean variables also.

## Simplification of Boolean Functions

Till now, we discussed the postulates, basic laws and theorems of Boolean algebra. Now, let us simplify some Boolean functions.
Example 1
Let us simplify the Boolean function, $\mathrm{f}=\mathrm{p}{ }^{\prime} \mathrm{qr}^{2}+\mathrm{pq} \mathrm{r}^{\prime}+\mathrm{pqr}{ }^{\prime}+\mathrm{pqr}$
We can simplify this function in two methods.

## Method 1

Given Boolean function, $\mathrm{f}=\mathrm{p}$ ' $\mathrm{qr}+\mathrm{pq} \mathrm{r}^{\prime} \mathrm{r}+\mathrm{pqr}{ }^{\prime}+\mathrm{pqr}$.
Step 1 - In first and second terms $r$ is common and in third and fourth terms $p q$ is common. So, take the common terms by using Distributive law.
$\Rightarrow \mathrm{f}=\mathrm{p}^{\prime} \mathrm{q}+\mathrm{pq}^{\prime} \mathrm{r}+\mathrm{pqr}^{\prime}+\mathrm{r}$
Step 2 - The terms present in first parenthesis can be simplified to Ex-OR operation. The terms present in second
parenthesis can be simplified to ' 1 ' using Boolean postulate
$\Rightarrow \mathrm{f}=\mathrm{p} \oplus \mathrm{qr}+\mathrm{pq} 1$
Step 3 - The first term can't be simplified further. But, the second term can be simplified to pq using Boolean postulate.
$\Rightarrow \mathrm{f}=\mathrm{p} \bigoplus \mathrm{qr}+\mathrm{pq}$
Therefore, the simplified Boolean function is $\mathbf{f}=\mathrm{p} \oplus q \mathbf{r}+\mathbf{p q}$
Method 2
Given Boolean function, $\mathrm{f}=\mathrm{p}$ ' $\mathrm{qr}+\mathrm{pq}$ 'r $+\mathrm{pqr}{ }^{\prime}+\mathrm{pqr}$.
Step 1 - Use the Boolean postulate, $x+x=x$. That means, the Logical OR operation with any Boolean variable ' $n$ ' times will be equal to the same variable. So, we can write the last term pqr two more times.
$\Rightarrow \mathrm{f}=\mathrm{p}$ 'qr $+\mathrm{pq} \mathrm{m}^{\prime}+\mathrm{pqr} \mathrm{r}^{\prime}+\mathrm{pqr}+\mathrm{pqr}+\mathrm{pqr}$
Step 2 - Use Distributive law for $1^{\text {st }}$ and $4^{\text {th }}$ terms, $2^{\text {nd }}$ and $5^{\text {th }}$ terms, $3^{\text {rd }}$ and $6^{\text {th }}$ terms.
$\Rightarrow \mathrm{f}=\mathrm{qrp}^{\prime}+\mathrm{p}+\mathrm{prq}^{\prime}+\mathrm{q}+\mathrm{pqr}^{\prime}+\mathrm{r}$
Step 3 - Use Boolean postulate, $x+x^{\prime}=1$ for simplifying the terms present in each parenthesis.
$\Rightarrow \mathrm{f}=\mathrm{qr} 1+\mathrm{pr} 1+\mathrm{pq} 1$
Step 4 - Use Boolean postulate, $\mathrm{x} .1=\mathrm{x}$ for simplifying the above three terms.
$\Rightarrow \mathrm{f}=\mathrm{qr}+\mathrm{pr}+\mathrm{pq}$
$\Rightarrow \mathrm{f}=\mathrm{pq}+\mathrm{qr}+\mathrm{pr}$
Therefore, the simplified Boolean function is $\mathbf{f}=\mathbf{p q}+\mathbf{q r}+\mathbf{p r}$.
So, we got two different Boolean functions after simplifying the given Boolean function in each method. Functionally, those two Boolean functions are same. So, based on the requirement, we can choose one of those two Boolean functions.

## Canonical \& Standard Forms

We will get four Boolean product terms by combining two variables $x$ and $y$ with logical AND operation. These Boolean product terms are called as min terms or standard product terms. The min terms are $x^{\prime} y^{\prime}, x^{\prime} y, x y$, and $x y$. Similarly, we will get four Boolean sum terms by combining two variables $x$ and $y$ with logical OR operation. These Boolean sum terms are called as Max terms or standard sum terms. The Max terms are $x+y, x+y \prime, x^{\prime}+y$ and $x^{\prime}+$ $y^{\prime}$.
The following table shows the representation of min terms and MAX terms for 2 variables.

| $\mathbf{x}$ | $\mathbf{y}$ | Min terms | Max terms |
| :--- | :--- | :--- | :--- |
| 0 | 0 | $\mathrm{~m}_{0}=\mathrm{x}^{\prime} \mathrm{y}^{\prime}$ |  |
| 0 | 1 | $\mathrm{~m}_{1}=\mathrm{x}^{\prime} \mathrm{y}$ | $M_{0}=\mathrm{x}+\mathrm{y}$ |
| 1 | 0 | $\mathrm{~m}_{2}=\mathrm{xy}$, | $M_{1}=\mathrm{x}+\mathrm{y}$, |
| 1 | 1 | $\mathrm{~m}_{3}=\mathrm{xy}$ | $M_{2}=\mathrm{x}^{\prime}+\mathrm{y}$ |
| 1 |  | $M_{3}=\mathrm{x}^{\prime}+\mathrm{y}^{\prime}$ |  |

If the binary variable is ' 0 ', then it is represented as complement of variable in min term and as the variable itself in Max term. Similarly, if the binary variable is ' 1 ', then it is represented as complement of variable in Max term and as the variable itself in min term.
From the above table, we can easily notice that min terms and Max terms are complement of each other. If there are ' $n$ ' Boolean variables, then there will be $2^{n}$ min terms and $2^{n}$ Max terms.

## Canonical SoP and PoS forms

A truth table consists of a set of inputs and outputss. If there are ' $n$ ' input variables, then there will be $2^{n}$ possible combinations with zeros and ones. So the value of each output variable depends on the combination of input variables. So, each output variable will have ' 1 ' for some combination of input variables and ' 0 ' for some other combination of input variables.
Therefore, we can express each output variable in following two ways.

- Canonical SoP form
- Canonical PoS form


## Canonical SoP form

Canonical SoP form means Canonical Sum of Products form. In this form, each product term contains all literals. So, these product terms are nothing but the min terms. Hence, canonical SoP form is also called as sum of min

## terms form.

First, identify the min terms for which, the output variable is one and then do the logical OR of those min terms in order to get the Boolean expression functionfunction corresponding to that output variable. This Boolean function will be in the form of sum of min terms.
Follow the same procedure for other output variables also, if there is more than one output variable.
Example
Consider the following truth table.

| Inputs | Output |  |  |
| :--- | :--- | :--- | :--- |
| $\mathbf{p}$ | $\mathbf{q}$ | $\mathbf{R}$ | $\mathbf{f}$ |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

Here, the output f is ' 1 ' for four combinations of inputs. The corresponding min terms are p'qr, pq'r, pqr', pqr. By doing logical OR of these four min terms, we will get the Boolean function of output ff .
Therefore, the Boolean function of output is, $\mathrm{f}=\mathrm{p}^{\prime} \mathrm{qr}+\mathrm{pq}{ }^{\prime} \mathrm{r}+\mathrm{pqr}{ }^{\prime}+\mathrm{pqr}$. This is the canonical SoP form of output, f . We can also represent this function in following two notations.
$\mathrm{f}=\mathrm{m} 3+\mathrm{m} 5+\mathrm{m} 6+\mathrm{m} 7$
$\mathrm{f}=\sum \mathrm{m}(3,5,6,7)$
In one equation, we represented the function as sum of respective min terms. In other equation, we used the symbol for summation of those min terms.

## Canonical PoS form

Canonical PoS form means Canonical Product of Sums form. In this form, each sum term contains all literals. So, these sum terms are nothing but the Max terms. Hence, canonical PoS form is also called as product of Max terms form.
First, identify the Max terms for which, the output variable is zero and then do the logical AND of those Max terms in order to get the Boolean expression functionfunction corresponding to that output variable. This Boolean function will be in the form of product of Max terms.
Follow the same procedure for other output variables also, if there is more than one output variable.

## Example

Consider the same truth table of previous example. Here, the output ff is ' 0 ' for four combinations of inputs. The corresponding Max terms are $\mathrm{p}+\mathrm{q}+\mathrm{r}, \mathrm{p}+\mathrm{q}+\mathrm{r}^{\prime}, \mathrm{p}+\mathrm{q}^{\prime}+\mathrm{r}, \mathrm{p}^{\prime}+\mathrm{q}+\mathrm{r}$. By doing logical AND of these four Max terms, we will get the Boolean function of output ff.
Therefore, the Boolean function of output is, $f=p+q+r . p+q+r^{\prime} \cdot p+q^{\prime}+r . p^{\prime}+q+r$. This is the canonical PoS form of output, f . We can also represent this function in following two notations.
f=M0.M1.M2.M4
$\mathrm{f}=\prod \mathrm{M}(0,1,2,4)$
In one equation, we represented the function as product of respective Max terms. In other equation, we used the symbol for multiplication of those Max terms.
The Boolean function, $f=p+q+r p+q+r . p+q^{\prime}+r^{\prime} . p+q^{\prime}+r . p^{\prime}+q+r$ is the dual of the Boolean function, $f=p^{\prime} q r+p q \prime r+p q r \prime$ + pqr.
Therefore, both canonical SoP and canonical PoS forms are Dual to each other. Functionally, these two forms are same. Based on the requirement, we can use one of these two forms.

## Standard SoP and PoS forms

We discussed two canonical forms of representing the Boolean outputss. Similarly, there are two standard forms of representing the Boolean outputss. These are the simplified version of canonical forms.

- Standard SoP form
- Standard PoS form

We will discuss about Logic gates in later chapters. The main advantage of standard forms is that the number of inputs applied to logic gates can be minimized. Sometimes, there will be reduction in the total number of logic gates required.

## Standard SoP form

Standard SoP form means Standard Sum of Products form. In this form, each product term need not contain all literals. So, the product terms may or may not be the min terms. Therefore, the Standard SoP form is the simplified form of canonical SoP form.
We will get Standard SoP form of output variable in two steps.

- Get the canonical SoP form of output variable
- Simplify the above Boolean function, which is in canonical SoP form.

Follow the same procedure for other output variables also, if there is more than one output variable. Sometimes, it may not possible to simplify the canonical SoP form. In that case, both canonical and standard SoP forms are same.

## Example

Convert the following Boolean function into Standard SoP form.
$\mathrm{f}=\mathrm{p} \mathrm{p}^{\prime} \mathrm{r}+\mathrm{pq}{ }^{\prime} \mathrm{r}+\mathrm{pqr}{ }^{\prime}+\mathrm{pqr}$
The given Boolean function is in canonical SoP form. Now, we have to simplify this Boolean function in order to get standard SoP form.
Step 1 - Use the Boolean postulate, $\mathrm{x}+\mathrm{x}=\mathrm{x}$. That means, the Logical OR operation with any Boolean variable ' n ' times will be equal to the same variable. So, we can write the last term pqr two more times.
$\Rightarrow \mathrm{f}=\mathrm{p} \mathrm{q}^{\prime}+\mathrm{pq} \mathrm{r}^{\prime}+\mathrm{pqr}+\mathrm{pqr}+\mathrm{pqr}+\mathrm{pqr}$
Step 2 - Use Distributive law for $1^{\text {st }}$ and $4^{\text {th }}$ terms, $2^{\text {nd }}$ and $5^{\text {th }}$ terms, $3^{\text {rd }}$ and $6^{\text {th }}$ terms.
$\Rightarrow \mathrm{f}=\mathrm{qrp}{ }^{\prime}+\mathrm{p}+\mathrm{prq}^{\prime}+\mathrm{q}+\mathrm{pqr} \mathrm{r}^{\prime}+\mathrm{r}$
Step 3 - Use Boolean postulate, $\mathrm{x}+\mathrm{x}^{\prime}=1$ for simplifying the terms present in each parenthesis.
$\Rightarrow \mathrm{f}=\mathrm{qr} 1+\mathrm{pr} 1+\mathrm{pq} 1$
Step 4 - Use Boolean postulate, $\mathrm{x} .1=\mathrm{x}$ for simplifying above three terms.
$\Rightarrow \mathrm{f}=\mathrm{qr}+\mathrm{pr}+\mathrm{pq}$
$\Rightarrow \mathrm{f}=\mathrm{pq}+\mathrm{qr}+\mathrm{pr}$
This is the simplified Boolean function. Therefore, the standard SoP form corresponding to given canonical SoP form is $\mathbf{f}=\mathbf{p q}+\mathbf{q r} \mathbf{+} \mathbf{p r}$

## Standard PoS form

Standard PoS form means Standard Product of Sums form. In this form, each sum term need not contain all literals. So, the sum terms may or may not be the Max terms. Therefore, the Standard PoS form is the simplified form of canonical PoS form.
We will get Standard PoS form of output variable in two steps.

- Get the canonical PoS form of output variable
- Simplify the above Boolean function, which is in canonical PoS form.

Follow the same procedure for other output variables also, if there is more than one output variable. Sometimes, it may not possible to simplify the canonical PoS form. In that case, both canonical and standard PoS forms are same.

## Example

Convert the following Boolean function into Standard PoS form.
$\mathrm{f}=\mathrm{p}+\mathrm{q}+\mathrm{r} . \mathrm{p}+\mathrm{q}^{\prime}+\mathrm{r}^{\prime} \cdot \mathrm{p}+\mathrm{q}^{\prime}+\mathrm{r} . \mathrm{p}^{\prime}+\mathrm{q}+\mathrm{r}$
The given Boolean function is in canonical PoS form. Now, we have to simplify this Boolean function in order to get standard PoS form.
Step 1 - Use the Boolean postulate, $\mathrm{x} . \mathrm{x}=\mathrm{x}$. That means, the Logical AND operation with any Boolean variable ' n ' times will be equal to the same variable. So, we can write the first term $\mathrm{p}+\mathrm{q}+\mathrm{r}$ two more times.
$\Rightarrow \mathrm{f}=\mathrm{p}+\mathrm{q}+\mathrm{r} \cdot \mathrm{p}+\mathrm{q}+\mathrm{r} \cdot \mathrm{p}+\mathrm{q}+\mathrm{r} \cdot \mathrm{p}+\mathrm{q}^{\prime}+\mathrm{r}^{\prime} \cdot \mathrm{p}+\mathrm{q}^{\prime}+\mathrm{r} \cdot \mathrm{p}^{\prime}+\mathrm{q}+\mathrm{r}$

Step 2 - Use Distributive law, $x+y . z=x+y \cdot x+z$ for $1^{\text {st }}$ and $4^{\text {th }}$ parenthesis, $2^{\text {nd }}$ and $5^{\text {th }}$ parenthesis, $3^{\text {rd }}$ and $6^{\text {th }}$ parenthesis.
$\Rightarrow \mathrm{f}=\mathrm{p}+\mathrm{q}+\mathrm{rr}^{\prime} \cdot \mathrm{p}+\mathrm{r}+\mathrm{qq}^{\prime} \cdot \mathrm{q}+\mathrm{r}+\mathrm{pp}^{\prime}$
Step 3 - Use Boolean postulate, $x . x^{\prime}=0$ for simplifying the terms present in each parenthesis.
$\Rightarrow \mathrm{f}=\mathrm{p}+\mathrm{q}+0 . \mathrm{p}+\mathrm{r}+0 . \mathrm{q}+\mathrm{r}+0$
Step 4 - Use Boolean postulate, $x+0=x$ for simplifying the terms present in each parenthesis
$\Rightarrow \mathrm{f}=\mathrm{p}+\mathrm{q} . \mathrm{p}+\mathrm{r} . \mathrm{q}+\mathrm{r}$
$\Rightarrow \mathrm{f}=\mathrm{p}+\mathrm{q} \cdot \mathrm{q}+\mathrm{r} . \mathrm{p}+\mathrm{r}$
This is the simplified Boolean function. Therefore, the standard PoS form corresponding to given canonical PoS form is $\mathbf{f}=\mathrm{p}+\mathrm{q} \cdot \mathrm{q}+\mathrm{r} . \mathrm{p}+\mathrm{r}$. This is the dual of the Boolean function, $\mathrm{f}=\mathrm{pq}+\mathrm{qr}+\mathrm{pr}$.
Therefore, both Standard SoP and Standard PoS forms are Dual to each other.

## K-Map Method

To overcome this difficulty, Karnaugh introduced a method for simplification of Boolean functions in an easy way. This method is known as Karnaugh map method or K-map method. It is a graphical method, which consists of $2^{\mathrm{n}}$ cells for ' $n$ ' variables. The adjacent cells are differed only in single bit position.
K-Maps for 2 to 5 Variables
K-Map method is most suitable for minimizing Boolean functions of 2 variables to 5 variables. Now, let us discuss about the K-Maps for 2 to 5 variables one by one.

## 2 Variable K-Map

The number of cells in 2 variable K-map is four, since the number of variables is two. The following figure shows 2 variable K-Map.

or


- There is only one possibility of grouping 4 adjacent min terms.
- The possible combinations of grouping 2 adjacent min terms are $\left\{\left(\mathrm{m}_{0}, \mathrm{~m}_{1}\right),\left(\mathrm{m}_{2}, \mathrm{~m}_{3}\right),\left(\mathrm{m}_{0}, \mathrm{~m}_{2}\right)\right.$ and $\left.\left(\mathrm{m}_{1}, \mathrm{~m}_{3}\right)\right\}$.


## 3 Variable K-Map

The number of cells in 3 variable K-map is eight, since the number of variables is three. The following figure shows 3 variable K-Map.


- There is only one possibility of grouping 8 adjacent min terms.
- The possible combinations of grouping 4 adjacent min terms are $\left\{\left(m_{0}, m_{1}, m_{3}, m_{2}\right),\left(m_{4}, m_{5}, m_{7}, m_{6}\right),\left(m_{0}, m_{1}\right.\right.$, $\left.m_{4}, m_{5}\right),\left(m_{1}, m_{3}, m_{5}, m_{7}\right),\left(m_{3}, m_{2}, m_{7}, m_{6}\right)$ and $\left.\left(m_{2}, m_{0}, m_{6}, m_{4}\right)\right\}$.
- The possible combinations of grouping 2 adjacent min terms are $\left\{\left(m_{0}, m_{1}\right),\left(m_{1}, m_{3}\right),\left(m_{3}, m_{2}\right),\left(m_{2}, m_{0}\right),\left(m_{4}\right.\right.$, $\left.m_{5}\right),\left(m_{5}, m_{7}\right),\left(m_{7}, m_{6}\right),\left(m_{6}, m_{4}\right),\left(m_{0}, m_{4}\right),\left(m_{1}, m_{5}\right),\left(m_{3}, m_{7}\right)$ and $\left.\left(m_{2}, m_{6}\right)\right\}$.
- If $x=0$, then 3 variable K-map becomes 2 variable K-map.


## 4 Variable K-Map

The number of cells in 4 variable K-map is sixteen, since the number of variables is four. The following figure shows 4 variable K-Map.


- There is only one possibility of grouping 16 adjacent min terms.
- Let $R_{1}, R_{2}, R_{3}$ and $R_{4}$ represents the min terms of first row, second row, third row and fourth row respectively. Similarly, $\mathrm{C}_{1}, \mathrm{C}_{2}, \mathrm{C}_{3}$ and $\mathrm{C}_{4}$ represents the min terms of first column, second column, third column and fourth column respectively. The possible combinations of grouping 8 adjacent min terms are $\left\{\left(\mathrm{R}_{1}, \mathrm{R}_{2}\right),\left(\mathrm{R}_{2}, \mathrm{R}_{3}\right),\left(\mathrm{R}_{3}\right.\right.$, $\left.\left.\mathrm{R}_{4}\right),\left(\mathrm{R}_{4}, \mathrm{R}_{1}\right),\left(\mathrm{C}_{1}, \mathrm{C}_{2}\right),\left(\mathrm{C}_{2}, \mathrm{C}_{3}\right),\left(\mathrm{C}_{3}, \mathrm{C}_{4}\right),\left(\mathrm{C}_{4}, \mathrm{C}_{1}\right)\right\}$.
- If $w=0$, then 4 variable K-map becomes 3 variable K-map.


## 5 Variable K-Map

The number of cells in 5 variable K-map is thirty-two, since the number of variables is 5 . The following figure shows 5 variable K-Map.

| $V=0$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $w X \stackrel{Y Z}{ } 00 \begin{array}{llll}  & 01 & 11 & 10 \end{array}$ |  |  |  |  |
| 00 | $\mathrm{m}_{0}$ | $\mathrm{m}_{1}$ | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ |
| 01 | $\mathrm{m}_{4}$ | $\mathrm{m}_{5}$ | $\mathrm{m}_{7}$ | $\mathrm{m}_{6}$ |
| 11 | $\mathrm{m}_{12}$ | $\mathrm{m}_{13}$ | $\mathrm{m}_{15}$ | $\mathrm{m}_{14}$ |
| 10 | $\mathrm{m}_{8}$ | $\mathrm{m}_{9}$ | $\mathrm{m}_{11}$ | $\mathrm{m}_{10}$ |


| $\mathrm{V}=1$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $00$ | 01 | 11 | 10 |
| 00 | $\mathrm{m}_{16}$ | $\mathrm{m}_{17}$ | $\mathrm{m}_{19}$ | $\mathrm{m}_{18}$ |
| 01 | $\mathrm{m}_{20}$ | $\mathrm{m}_{21}$ | $\mathrm{m}_{23}$ | $\mathrm{m}_{22}$ |
| 11 | $\mathrm{m}_{28}$ | $\mathrm{m}_{29}$ | $m_{31}$ | $\mathrm{m}_{30}$ |
| 10 | $\mathrm{m}_{24}$ | $\mathrm{m}_{25}$ | $\mathrm{m}_{27}$ | $\mathrm{m}_{26}$ |

- There is only one possibility of grouping 32 adjacent min terms.
- There are two possibilities of grouping 16 adjacent min terms. i.e., grouping of min terms from $\mathrm{m}_{0}$ to $\mathrm{m}_{15}$ and $\mathrm{m}_{16}$ to $\mathrm{m}_{31}$.
- If $\mathrm{v}=0$, then 5 variable K -map becomes 4 variable K -map.

In the above all K-maps, we used exclusively the min terms notation. Similarly, you can use exclusively the Max terms notation.

## Minimization of Boolean Functions using K-Maps

If we consider the combination of inputs for which the Boolean function is ' 1 ', then we will get the Boolean function, which is in standard sum of products form after simplifying the K-map.
Similarly, if we consider the combination of inputs for which the Boolean function is ' 0 ', then we will get the Boolean function, which is in standard product of sums form after simplification.
Example
Let us simplify the following Boolean function, $\mathbf{f W}, \mathbf{X}, \mathrm{Y}, \mathrm{Z}=\mathbf{W} \mathbf{X}^{\prime} \mathbf{Y}^{\mathbf{\prime}}+\mathbf{W Y}+\mathbf{W}^{\prime} \mathbf{Y Z}{ }^{\prime}$ using K-map.
The given Boolean function is in sum of products form. It is having 4 variables $\mathrm{W}, \mathrm{X}, \mathrm{Y} \& \mathrm{Z}$. So, we require 4 variable K-map. The $\mathbf{4}$ variable K-map with ones corresponding to the given product terms is shown in the following figure.


Here, 1 s are placed in the following cells of K-map.

- The cells, which are common to the intersection of Row 4 and columns $1 \& 2$ are corresponding to the product term, $\mathbf{W} X^{\prime} \mathbf{Y}^{\prime}$.
- The cells, which are common to the intersection of Rows $3 \& 4$ and columns $3 \& 4$ are corresponding to the product term, WY.
- The cells, which are common to the intersection of Rows $1 \& 2$ and column 4 are corresponding to the product term, $\mathbf{W}^{\prime} \mathbf{Y Z}$ '.

There are no possibilities of grouping either 16 adjacent ones or 8 adjacent ones. There are three possibilities of grouping 4 adjacent ones. After these three groupings, there is no single one left as ungrouped. So, we no need to check for grouping of 2 adjacent ones. The $\mathbf{4}$ variable K-map with these three groupings is shown in the following figure.


Here, we got three prime implicants WX', WY \& YZ. All these prime implicants are essential because of following reasons.

- Two ones ( $\mathbf{m}_{\mathbf{8}} \boldsymbol{\&} \mathbf{m}_{\mathbf{9}}$ ) of fourth row grouping are not covered by any other groupings. Only fourth row grouping covers those two ones.
- Single one $\left(\mathbf{m}_{15}\right)$ of square shape grouping is not covered by any other groupings. Only the square shape grouping covers that one.
- Two ones $\left(\mathbf{m}_{2} \& \mathbf{m}_{6}\right)$ of fourth column grouping are not covered by any other groupings. Only fourth column grouping covers those two ones.

Therefore, the simplified Boolean function is
$\mathbf{f}=\mathbf{W} \mathbf{X}^{\prime}+\mathbf{W Y}+\mathbf{Y Z}{ }^{\prime}$

## Logic Gates

Digital electronic circuits operate with voltages of two logic levelsnamely Logic Low and Logic High. The range of voltages corresponding to Logic Low is represented with ' 0 '. Similarly, the range of voltages corresponding to Logic High is represented with ' 1 '.
The basic digital electronic circuit that has one or more inputs and single output is known as Logic gate. Hence, the Logic gates are the building blocks of any digital system. We can classify these Logic gates into the following three categories.

- Basic gates
- Universal gates
- Special gates

Now, let us discuss about the Logic gates come under each category one by one.

## Basic Gates

In earlier chapters, we learnt that the Boolean functions can be represented either in sum of products form or in product of sums form based on the requirement. So, we can implement these Boolean functions by using basic gates. The basic gates are AND, OR \& NOT gates.

## AND gate

An AND gate is a digital circuit that has two or more inputs and produces an output, which is the logical AND of all those inputs. It is optional to represent the Logical AND with the symbol ' $\because$ '.
The following table shows the truth table of 2-input AND gate.


Here A, B are the inputs and Y is the output of two input AND gate. If both inputs are ' 1 ', then only the output, Y is ' 1 '. For remaining combinations of inputs, the output, Y is ' 0 '.
The following figure shows the symbol of an AND gate, which is having two inputs A, B and one output, Y.


This AND gate produces an output Y, which is the logical AND of two inputs A, B. Similarly, if there are ' $n$ ' inputs, then the AND gate produces an output, which is the logical AND of all those inputs. That means, the output of AND gate will be ' 1 ', when all the inputs are ' 1 '.

## OR gate

An OR gate is a digital circuit that has two or more inputs and produces an output, which is the logical OR of all those inputs. This logical OR is represented with the symbol ' + '.
The following table shows the truth table of 2-input OR gate.


Here $\mathrm{A}, \mathrm{B}$ are the inputs and Y is the output of two input OR gate. If both inputs are ' 0 ', then only the output, Y is ' 0 '. For remaining combinations of inputs, the output, Y is ' 1 '.
The following figure shows the symbol of an OR gate, which is having two inputs A, B and one output, Y.


This OR gate produces an output Y, which is the logical OR of two inputs A, B. Similarly, if there are ' $n$ ' inputs, then the OR gate produces an output, which is the logical OR of all those inputs. That means, the output of an OR gate will be ' 1 ', when at least one of those inputs is ' 1 '.

## NOT gate

A NOT gate is a digital circuit that has single input and single output. The output of NOT gate is the logical inversion of input. Hence, the NOT gate is also called as inverter.
The following table shows the truth table of NOT gate.

| $\mathbf{A}$ | $\mathbf{Y}=\mathbf{A}$ |
| :--- | :--- |
| 0 | 1 |
| 1 | 0 |

Here A and Y are the input and output of NOT gate respectively. If the input, A is ' 0 ', then the output, Y is ' 1 '. Similarly, if the input, A is ' 1 ', then the output, Y is ' 0 '.
The following figure shows the symbol of NOT gate, which is having one input, A and one output, Y.


This NOT gate produces an output YY, which is the complement of input, A.

## Universal gates

NAND \& NOR gates are called as universal gates. Because we can implement any Boolean function, which is in sum of products form by using NAND gates alone. Similarly, we can implement any Boolean function, which is in product of sums form by using NOR gates alone.

## NAND gate

NAND gate is a digital circuit that has two or more inputs and produces an output, which is the inversion of logical AND of all those inputs.
The following table shows the truth table of 2-input NAND gate.

| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{Y}=$ A.BA.B |  |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 1 |  |
| 0 | 1 | 1 |  |
| 1 | 0 | 1 |  |
| 1 |  | 1 | 0 |

Here $\mathrm{A}, \mathrm{B}$ are the inputs and Y is the output of two input NAND gate. When both inputs are ' 1 ', the output, Y is ' 0 '. If at least one of the input is zero, then the output, Y is ' 1 '. This is just opposite to that of two input AND gate operation. The following image shows the symbol of NAND gate, which is having two inputs A, B and one output, Y.


NAND gate operation is same as that of AND gate followed by an inverter. That's why the NAND gate symbol is represented like that.

## NOR gate

NOR gate is a digital circuit that has two or more inputs and produces an output, which is the inversion of logical OR of all those inputs.
The following table shows the truth table of 2-input NOR gate

| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{Y}=\mathrm{A}+\mathrm{BA}+\mathrm{B}$ |
| :--- | :--- | :--- |
| 0 | 0 | 1 |
| 0 | 1 | 0 |


| 1 | 0 | 0 |
| :--- | :--- | :--- |
| 1 | 1 | 0 |

Here $\mathrm{A}, \mathrm{B}$ are the inputs and Y is the output. If both inputs are ' 0 ', then the output, Y is ' 1 '. If at least one of the input is ' 1 ', then the output, Y is ' 0 '. This is just opposite to that of two input OR gate operation.
The following figure shows the symbol of NOR gate, which is having two inputs A, B and one output, Y.


NOR gate operation is same as that of OR gate followed by an inverter. That's why the NOR gate symbol is represented like that.

## Special Gates

Ex-OR \& Ex-NOR gates are called as special gates. Because, these two gates are special cases of OR \& NOR gates.

## Ex-OR gate

The full form of Ex-OR gate is Exclusive-OR gate. Its function is same as that of OR gate except for some cases, when the inputs having even number of ones.
The following table shows the truth table of 2-input Ex-OR gate.


Here $\mathrm{A}, \mathrm{B}$ are the inputs and Y is the output of two input Ex-OR gate. The truth table of Ex-OR gate is same as that of OR gate for first three rows. The only modification is in the fourth row. That means, the output YY is zero instead of one, when both the inputs are one, since the inputs having even number of ones.
Therefore, the output of Ex-OR gate is ' 1 ', when only one of the two inputs is ' 1 '. And it is zero, when both inputs are same.
Below figure shows the symbol of Ex-OR gate, which is having two inputs A, B and one output, Y.


Ex-OR gate operation is similar to that of OR gate, except for few combinationss of inputs. That's why the Ex-OR gate symbol is represented like that. The output of Ex-OR gate is ' 1 ', when odd number of ones present at the inputs. Hence, the output of Ex-OR gate is also called as an odd function.

## Ex-NOR gate

The full form of Ex-NOR gate is Exclusive-NOR gate. Its function is same as that of NOR gate except for some cases, when the inputs having even number of ones.
The following table shows the truth table of 2-input Ex-NOR gate.

| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{Y}=\mathbf{A} \odot \mathbf{B}$ |
| :--- | :--- | :--- |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |

```
1 llll
```

Here A, B are the inputs and Y is the output. The truth table of Ex-NOR gate is same as that of NOR gate for first three rows. The only modification is in the fourth row. That means, the output is one instead of zero, when both the inputs are one.
Therefore, the output of Ex-NOR gate is ' 1 ', when both inputs are same. And it is zero, when both the inputs are different.
The following figure shows the symbol of Ex-NOR gate, which is having two inputs A, B and one output, Y.


Ex-NOR gate operation is similar to that of NOR gate, except for few combinationss of inputs. That's why the ExNOR gate symbol is represented like that. The output of Ex-NOR gate is ' 1 ', when even number of ones present at the inputs. Hence, the output of Ex-NOR gate is also called as an even function.

## Two-Level Logic Realization

The maximum number of levels that are present between inputs and output is two in two level logic. That means, irrespective of total number of logic gates, the maximum number of Logic gates that are present cascadedcascaded between any input and output is two in two level logic. Here, the outputs of first level Logic gates are connected as inputs of second level Logic gatess.
Consider the four Logic gates AND, OR, NAND \& NOR. Since, there are 4 Logic gates, we will get 16 possible ways of realizing two level logic. Those are AND-AND, AND-OR, ANDNAND, AND-NOR, OR-AND, OR-OR, ORNAND, OR-NOR, NAND-AND, NAND-OR, NANDNAND, NAND-NOR, NOR-AND, NOR-OR, NOR-NAND, NOR-NOR.
These two level logic realizations can be classified into the following two categories.

- Degenerative form
- Non-degenerative form


## Degenerative Form

If the output of two level logic realization can be obtained by using single Logic gate, then it is called as degenerative form. Obviously, the number of inputs of single Logic gate increases. Due to this, the fan-in of Logic gate increases. This is an advantage of degenerative form.
Only 6 combinations of two level logic realizations out of 16 combinations come under degenerative form. Those are AND-AND, AND-NAND, OR-OR, OR-NOR, NAND-NOR, NORNAND.
In this section, let us discuss some realizations. Assume, $\mathrm{A}, \mathrm{B}, \mathrm{C} \& \mathrm{D}$ are the inputs and Y is the output in each logic realization.
AND-AND Logic
In this logic realization, AND gates are present in both levels. Below figure shows an example for AND-AND logic realization.


We will get the outputs of first level logic gates as $\mathrm{Y} 1=\mathrm{ABY} 1=\mathrm{AB}$ and $\mathrm{Y} 2=\mathrm{CDY} 2=\mathrm{CD}$
These outputs, Y1Y1 and Y2Y2 are applied as inputs of AND gate that is present in second level. So, the output of this AND gate is
$\mathrm{Y}=\mathrm{Y} 1 \mathrm{Y} 2$
Substitute Y1 and Y2 values in the above equation.
$\mathrm{Y}=(\mathrm{AB})(\mathrm{CD})$
$\Rightarrow \mathrm{Y}=\mathrm{ABCD}$
Therefore, the output of this AND-AND logic realization is ABCD. This Boolean function can be implemented by using a 4 input AND gate. Hence, it is degenerative form.

AND-NAND Logic
In this logic realization, AND gates are present in first level and NAND gatess are present in second level. The following figure shows an example for AND-NAND logic realization.


Previously, we got the outputs of first level logic gates as $\mathrm{Y} 1=\mathrm{AB}$ and $\mathrm{Y} 2=\mathrm{CD}$
These outputs, Y1 and Y2 are applied as inputs of NAND gate that is present in second level. So, the output of this NAND gate is
$\mathrm{Y}=(\mathrm{Y} 1 \mathrm{Y} 2)^{\prime}$
Substitute Y1 and Y2 values in the above equation.
$\mathrm{Y}=((\mathrm{AB})(\mathrm{CD}))^{\prime}$
$\Rightarrow \mathrm{Y}=(\mathrm{ABCD})^{\prime}$
Therefore, the output of this AND-NAND logic realization is (ABCD)'. This Boolean function can be implemented by using a 4 input NAND gate. Hence, it is degenerative form.
OR-OR Logic
In this logic realization, OR gates are present in both levels. The following figure shows an example for OR-OR logic realization.


We will get the outputs of first level logic gates as $\mathrm{Y} 1=\mathrm{A}+\mathrm{B}$ and $\mathrm{Y} 2=\mathrm{C}+\mathrm{D}$.
These outputs, Y1 and Y2 are applied as inputs of OR gate that is present in second level. So, the output of this OR gate is
$\mathrm{Y}=\mathrm{Y} 1+\mathrm{Y} 2$
Substitute Y1 and Y2 values in the above equation $\mathrm{Y}=(\mathrm{A}+\mathrm{B})+(\mathrm{C}+\mathrm{D})$
$\Rightarrow \mathrm{Y}=\mathrm{A}+\mathrm{B}+\mathrm{C}+\mathrm{D}$
Therefore, the output of this OR-OR logic realization is $\mathbf{A}+\mathbf{B}+\mathbf{C}+\mathbf{D}$. This Boolean function can be implemented by using a 4 input OR gate. Hence, it is degenerative form.
Similarly, you can verify whether the remaining realizations belong to this category or not.
Non-degenerative Form
If the output of two level logic realization can't be obtained by using single logic gate, then it is called as nondegenerative form.
The remaining 10 combinations of two level logic realizations come under nondegenerative form. Those are ANDOR, AND-NOR, OR-AND, OR-NAND, NAND-AND, NANDOR, NAND-NAND, NOR-AND, NOR-OR, NORNOR.
Now, let us discuss some realizations. Assume, A, B, C \& D are the inputs and Y is the output in each logic realization.
AND-OR Logic
In this logic realization, AND gates are present in first level and OR gatess are present in second level. Below figure shows an example for AND-OR logic realization.


Previously, we got the outputs of first level logic gates as $\mathrm{Y} 1=\mathrm{AB}$ and $\mathrm{Y} 2=\mathrm{CD}$.
These outputs, Y1 and Y2 are applied as inputs of OR gate that is present in second level. So, the output of this OR gate is
$\mathrm{Y}=\mathrm{Y} 1+\mathrm{Y} 2$
Substitute Y1 and Y2 values in the above equation
$\mathrm{Y}=\mathrm{AB}+\mathrm{CD}$
Therefore, the output of this AND-OR logic realization is $\mathbf{A B}+\mathbf{C D}$. This Boolean function is in Sum of
Products form. Since, we can't implement it by using single logic gate, this AND-OR logic realization is a non-
degenerative form.
AND-NOR Logic
In this logic realization, AND gates are present in first level and NOR gatess are present in second level. The following figure shows an example for AND-NOR logic realization.


We know the outputs of first level logic gates as $\mathrm{Y} 1=\mathrm{AB}$ and $\mathrm{Y} 2=\mathrm{CD}$
These outputs, Y1 and Y2 are applied as inputs of NOR gate that is present in second level. So, the output of this NOR gate is
$\mathrm{Y}=(\mathrm{Y} 1+\mathrm{Y} 2)^{\prime}$
Substitute Y1 and Y2 values in the above equation.
$\mathrm{Y}=(\mathrm{AB}+\mathrm{CD})^{\prime}$
Therefore, the output of this AND-NOR logic realization is $(A B+C D)^{\prime}$. This Boolean function is in AND-OR-
Invert form. Since, we can't implement it by using single logic gate, this AND-NOR logic realization is a nondegenerative form
OR-AND Logic
In this logic realization, OR gates are present in first level \& AND gatess are present in second level. The following figure shows an example for OR-AND logic realization.


Previously, we got the outputs of first level logic gates as $\mathrm{Y} 1=\mathrm{A}+\mathrm{B}$ and $\mathrm{Y} 2=\mathrm{C}+\mathrm{D}$.
These outputs, Y1 and Y2 are applied as inputs of AND gate that is present in second level. So, the output of this AND gate is
$\mathrm{Y}=\mathrm{Y} 1 \mathrm{Y} 2$
Substitute Y1 and Y2 values in the above equation.
$\mathrm{Y}=(\mathrm{A}+\mathrm{B})(\mathrm{C}+\mathrm{D})$
Therefore, the output of this OR-AND logic realization is $\mathrm{A}+\mathrm{BA}+\mathrm{B} \mathrm{C}+\mathrm{DC}+\mathrm{D}$. This Boolean function is in Product of
Sums form. Since, we can't implement it by using single logic gate, this OR-AND logic realization is a non-
degenerative form
Universal Logic Gates

One of the main disdvantages of using the complete sets of AND, OR and NOT gates is that to produce any equivalent logic gate or function we require two (or more) different types of logic gate, AND and NOT, or OR and NOT, or all three as shown above. However, we can realise all of the other Boolean functions and gates by using just one single type of universal logic gate, the NAND (NOT AND) or the NOR (NOT OR) gate, thereby reducing the number of different types of logic gates required, and also the cost.
The NAND and NOR gates are the complements of the previous AND and OR functions respectively and are individually a complete set of logic as they can be used to implement any other Boolean function or gate. But as we can construct other logic switching functions using just these gates on their own, they are both called a minimal set of gates. Thus the NAND and the NOR gates are commonly referred to as Universal Logic Gates.

## Implementation of Logic Functions Using Only NAND Gates

The 7400 (or the 74 LS 00 or 74 HC 00 ) quad 2-input NAND TTL chip has four individual NAND gates within a single IC package. Thus we can use a single 7400 TTL chip to produce all the Boolean functions from a NOT gate to a NOR gate as shown.
Logic Gates using only NAND Gates

NAND Gate Symbol


AND Gate




Thus ALL other logic gate functions can be created using only NAND gates making it a universal logic gate

## Implementation of Logic Functions Using Only NOR Gates

The 7402 (or the 74LS02 or 74HC02) quad 2-input NOR TTL chip has four individual NOR gates within a single IC package. Thus like the previous 7400 NAND IC we can use a single 7402 TTL chip to produce all the Boolean functions from a single NOT gate to a NAND gate as shown.
Logic Gates using only NOR Gates


OR Gate



Buffer




Exclusive-NOR


Thus ALL other logic gate functions can be created using only NOR gates making it also a universal logic gate.

## Unit-2

## Combinational Circuits

Combinational circuits consist of Logic gates. These circuits operate with binary values. The outputss of combinational circuit depends on the combination of present inputs. The following figure shows the block diagram of combinational circuit.


This combinational circuit has ' $n$ ' input variables and 'm' outputs. Each combination of input variables will affect the outputss.

## Design procedure of Combinational circuits

- Find the required number of input variables and outputs from given specifications.
- Formulate the Truth table. If there are ' $n$ ' input variables, then there will be $2 n$ possible combinations. For each combination of input, find the output values.
- Find the Boolean expressions for each output. If necessary, simplify those expressions.
- Implement the above Boolean expressions corresponding to each output by using Logic gates.


## Code Converters

We have discussed various codes in the chapter named codes. The converters, which convert one code to other code are called as code converters. These code converters basically consist of Logic gates.
Example
Binary code to Gray code converter
Let us implement a converter, which converts a 4-bit binary code WXYZ into its equivalent Gray code ABCD.
The following table shows the Truth table of a 4-bit binary code to Gray code converter.

| Binary code WXYZ | WXYZ Gray code ABCD |
| :--- | :--- |
| 0000 | 0000 |
| 0001 | 0001 |
| 0010 | 0011 |
| 0011 | 0010 |
| 0100 | 0110 |
| 0101 | 0111 |
| 0110 | 0101 |
| 0111 | 1100 |
| 1000 | 1101 |
| 1001 | 1111 |
| 1010 | 1110 |
| 1011 | 1010 |
| 1100 | 1011 |
| 1101 | 1001 |
| 1110 | 1000 |
| 1111 |  |

From Truth table, we can write the Boolean functions for each output bit of Gray code as below.
$A=\sum m(8,9,10,11,12,13,14,15)$
$B=\sum m(4,5,6,7,8,9,10,11)$
$C=\sum m(2,3,4,5,10,11,12,13)$
$\mathrm{D}=\sum \mathrm{m}(1,2,5,6,9,10,13,14)$
Let us simplify the above functions using 4 variable K-Maps.
The following figure shows the $\mathbf{4}$ variable K-Map for simplifying Boolean function, A.


By grouping 8 adjacent ones, we got $\mathrm{A}=\mathrm{W}$.
The following figure shows the $\mathbf{4}$ variable K-Map for simplifying Boolean function, B.


There are two groups of 4 adjacent ones. After grouping, we will get $B$ as
$\mathrm{B}=\mathrm{W}^{\prime} \mathrm{X}+\mathrm{W} \mathrm{X}^{\prime}=\mathrm{W} \oplus \mathrm{X}$
Similarly, we will get the following Boolean functions for $\mathrm{C} \& \mathrm{D}$ after simplifying.
$\mathrm{C}=\mathrm{X}^{\prime} \mathrm{Y}+\mathrm{XY} \mathrm{Y}^{\prime}=\mathrm{X} \oplus \mathrm{Y}$
$\mathrm{D}=\mathrm{Y}^{\prime} \mathrm{Z}+\mathrm{YZ} \mathrm{Z}^{\prime}=\mathrm{Y} \oplus \mathrm{Z}$
The following figure shows the circuit diagram of 4-bit binary code to Gray code converter.


Since the outputs depend only on the present inputs, this 4-bit Binary code to Gray code converter is a combinational circuit. Similarly, you can implement other code converters.

## Parity Bit Generator

There are two types of parity bit generators based on the type of parity bit being generated. Even parity generator generates an even parity bit. Similarly, odd parity generator generates an odd parity bit.

## Even Parity Generator

Now, let us implement an even parity generator for a 3-bit binary input, WXY. It generates an even parity bit, P. If odd number of ones present in the input, then even parity bit, P should be ' 1 ' so that the resultant word contains even number of ones. For other combinations of input, even parity bit, P should be ' 0 '. The following table shows the Truth table of even parity generator.

| Binary Input WXY | Even Parity bit P |
| :--- | :--- |
| 000 | 0 |
| 001 | 1 |
| 010 | 1 |
| 011 | 0 |
| 100 | 1 |
| 101 | 0 |


| 110 | 0 |
| :--- | :--- |
| 111 | 1 |

From the above Truth table, we can write the Boolean function for even parity bit as
$\mathrm{P}=\mathrm{W}^{\prime} \mathrm{X}^{\prime} \mathrm{Y}+\mathrm{W}^{\prime} \mathrm{XY}^{\prime}+\mathrm{WX}^{\prime} \mathrm{Y}^{\prime}+\mathrm{WXY}$
$\Rightarrow \mathrm{P}=\mathrm{W}^{\prime}\left(\mathrm{X}^{\prime} \mathrm{Y}+\mathrm{XY}^{\prime}\right)+\mathrm{W}\left(\mathrm{X}^{\prime} \mathrm{Y}^{\prime}+\mathrm{XY}\right)$
$\Rightarrow \mathrm{P}=\mathrm{W}^{\prime}(\mathrm{X} \oplus \mathrm{Y})+\mathrm{W}(\mathrm{X} \oplus \mathrm{Y})^{\prime}=\mathrm{W} \oplus \mathrm{X} \oplus \mathrm{Y}$
The following figure shows the circuit diagram of even parity generator.


This circuit consists of two Exclusive-OR gates having two inputs each. First ExclusiveOR gate having two inputs W $\& \mathrm{X}$ and produces an output $\mathrm{W} \oplus \mathrm{X}$. This output is given as one input of second Exclusive-OR gate. The other input of this second Exclusive-OR gate is Y and produces an output of $\mathrm{W} \oplus \mathrm{X} \oplus \mathrm{Y}$.

## Odd Parity Generator

If even number of ones present in the input, then odd parity bit, P should be ' 1 ' so that the resultant word contains odd number of ones. For other combinations of input, odd parity bit, P should be ' 0 '.
Follow the same procedure of even parity generator for implementing odd parity generator. The circuit diagram of odd parity generator is shown in the following figure.


The above circuit diagram consists of Ex-OR gate in first level and Ex-NOR gate in second level. Since the odd parity is just opposite to even parity, we can place an inverter at the output of even parity generator. In that case, the first and second levels contain an ExOR gate in each level and third level consist of an inverter.

## Parity Checker

There are two types of parity checkers based on the type of parity has to be checked. Even parity checker checks error in the transmitted data, which contains message bits along with even parity. Similarly, odd parity checker checks error in the transmitted data, which contains message bits along with odd parity.

## Even parity checker

Now, let us implement an even parity checker circuit. Assume a 3-bit binary input, WXY is transmitted along with an even parity bit, P. So, the resultant word datadata contains 4 bits, which will be received as the input of even parity checker.
It generates an even parity check bit, $\mathbf{E}$. This bit will be zero, if the received data contains an even number of ones. That means, there is no error in the received data. This even parity check bit will be one, if the received data contains an odd number of ones. That means, there is an error in the received data.
The following table shows the Truth table of an even parity checker.

| 4-bit Received Data WXYP | Even Parity Check bit E |
| :--- | :--- |
| 0000 | 0 |
| 0001 | 1 |
| 0010 | 1 |
| 0011 | 0 |
| 0100 | 1 |
| 0101 | 0 |


| 0110 | 0 |
| :--- | :--- |
| 0111 | 1 |
| 1000 | 1 |
| 1001 | 0 |
| 1010 | 0 |
| 1011 | 1 |
| 1100 | 0 |
| 1101 | 1 |
| 1110 | 0 |
| 1111 | 1 |

From the above Truth table, we can observe that the even parity check bit value is ' 1 ', when odd number of ones present in the received data. That means the Boolean function of even parity check bit is an odd function. ExclusiveOR function satisfies this condition. Hence, we can directly write the Boolean function of even parity check bit as

## $\mathrm{E}=\mathrm{W} \oplus \mathrm{X} \oplus \mathrm{Y} \oplus \mathrm{P}$

The following figure shows the circuit diagram of even parity checker.


This circuit consists of three Exclusive-OR gates having two inputs each. The first level gates produce outputs of $\mathrm{W} \oplus \mathrm{X} \& \mathrm{Y} \oplus \mathrm{P}$. The Exclusive-OR gate, which is in second level produces an output of $\mathrm{W} \oplus \mathrm{X} \oplus \mathrm{Y} \oplus \mathrm{P}$ Odd Parity Checker
Assume a 3-bit binary input, WXY is transmitted along with odd parity bit, P. So, the resultant word data contains 4 bits, which will be received as the input of odd parity checker.
It generates an odd parity check bit, E. This bit will be zero, if the received data contains an odd number of ones. That means, there is no error in the received data. This odd parity check bit will be one, if the received data contains even number of ones. That means, there is an error in the received data.
Follow the same procedure of an even parity checker for implementing an odd parity checker. The circuit diagram of odd parity checker is shown in the following figure.


The above circuit diagram consists of Ex-OR gates in first level and Ex-NOR gate in second level. Since the odd parity is just opposite to even parity, we can place an inverter at the output of even parity checker. In that case, the first, second and third levels contain two Ex-OR gates, one Ex-OR gate and one inverter respectively.

## Binary Adder

The most basic arithmetic operation is addition. The circuit, which performs the addition of two binary numbers is known as Binary adder. First, let us implement an adder, which performs the addition of two bits.

## Half Adder

Half adder is a combinational circuit, which performs the addition of two binary numbers A and B are of single bit. It produces two outputs sum, S \& carry, C.
The Truth table of Half adder is shown below.

| Inputs |  | Outputs |  |
| :--- | :--- | :--- | :--- |
| A | B | C | S |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 |

When we do the addition of two bits, the resultant sum can have the values ranging from 0 to 2 in decimal. We can represent the decimal digits 0 and 1 with single bit in binary. But, we can't represent decimal digit 2 with single bit in binary. So, we require two bits for representing it in binary.
Let, sum, $S$ is the Least significant bit and carry, $C$ is the Most significant bit of the resultant sum. For first three combinations of inputs, carry, C is zero and the value of S will be either zero or one based on the number of ones present at the inputs. But, for last combination of inputs, carry, C is one and sum, S is zero, since the resultant sum is two.
From Truth table, we can directly write the Boolean functions for each output as
$\mathrm{S}=\mathrm{A} \oplus \mathrm{B}$
$\mathrm{C}=\mathrm{AB}$
We can implement the above functions with 2-input Ex-OR gate \& 2-input AND gate. The circuit diagram of Half adder is shown in the following figure.


In the above circuit, a two input Ex-OR gate \& two input AND gate produces sum, $\mathrm{S} \&$ carry, C respectively. Therefore, Half-adder performs the addition of two bits.

## Full Adder

Full adder is a combinational circuit, which performs the addition of three bits $\mathrm{A}, \mathrm{B}$ and $\mathrm{C}_{\text {in }}$. Where, $\mathrm{A} \& \mathrm{~B}$ are the two parallel significant bits and $\mathrm{C}_{\mathrm{in}}$ is the carry bit, which is generated from previous stage. This Full adder also produces two outputs sum, $S \&$ carry, $\mathrm{C}_{\text {out }}$, which are similar to Half adder.
The Truth table of Full adder is shown below.

| Inputs |  | Outputs |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{C}_{\text {in }}$ | $\mathbf{C}_{\text {out }}$ | $\mathbf{S}$ |  |
| 0 | 0 | 0 | 0 | 0 |  |
| 0 | 0 | 1 | 0 | 1 |  |
| 0 | 1 | 0 | 0 | 1 |  |
| 0 | 1 | 1 | 1 | 0 |  |
| 1 | 0 | 0 | 0 | 1 |  |
| 1 | 0 | 1 | 1 | 0 |  |
| 1 | 1 | 0 | 1 | 1 |  |
| 1 | 1 | 1 |  |  |  |

When we do the addition of three bits, the resultant sum can have the values ranging from 0 to 3 in decimal. We can represent the decimal digits 0 and 1 with single bit in binary. But, we can't represent the decimal digits 2 and 3 with single bit in binary. So, we require two bits for representing those two decimal digits in binary.
Let, sum, S is the Least significant bit and carry, $\mathrm{C}_{\text {out }}$ is the Most significant bit of resultant sum. It is easy to fill the values of outputs for all combinations of inputs in the truth table. Just count the number of ones present at the inputs and write the equivalent binary number at outputs. If $\mathrm{C}_{\mathrm{in}}$ is equal to zero, then Full adder truth table is same as that of Half adder truth table.
We will get the following Boolean functions for each output after simplification.
$\mathrm{S}=\mathrm{A} \oplus \mathrm{B} \oplus \mathrm{Cin}$
cout $=\mathrm{AB}+(\mathrm{A} \oplus \mathrm{B})$ cin
The sum, $S$ is equal to one, when odd number of ones present at the inputs. We know that Ex-OR gate produces an output, which is an odd function. So, we can use either two 2input Ex-OR gates or one 3-input Ex-OR gate in order to produce sum, $S$. We can implement carry, $\mathrm{C}_{\text {out }}$ using two 2-input AND gates \& one OR gate. The circuit diagram of Full adder is shown in the following figure.


This adder is called as Full adder because for implementing one Full adder, we require two Half adders and one OR gate. If $\mathrm{C}_{\text {in }}$ is zero, then Full adder becomes Half adder. We can verify it easily from the above circuit diagram or from the Boolean functions of outputs of Full adder.

## 4-bit Binary Adder

The 4-bit binary adder performs the addition of two 4-bit numbers. Let the 4-bit binary numbers, $\mathrm{A}=\mathrm{A} 3 \mathrm{~A} 2 \mathrm{~A} 1 \mathrm{~A} 0$ and $\mathrm{B}=\mathrm{B} 3 \mathrm{~B} 2 \mathrm{~B} 1 \mathrm{~B} 0$. We can implement 4-bit binary adder in one of the two following ways.

- Use one Half adder for doing the addition of two Least significant bits and three Full adders for doing the addition of three higher significant bits.
- Use four Full adders for uniformity. Since, initial carry $C_{i n}$ is zero, the Full adder which is used for adding the least significant bits becomes Half adder.

For the time being, we considered second approach. The block diagram of 4-bit binary adder is shown in the following figure.


Here, the 4 Full adders are cascaded. Each Full adder is getting the respective bits of two parallel inputs A \& B. The carry output of one Full adder will be the carry input of subsequent higher order Full adder. This 4-bit binary adder produces the resultant sum having at most 5 bits. So, carry out of last stage Full adder will be the MSB.
In this way, we can implement any higher order binary adder just by cascading the required number of Full adders. This binary adder is also called as ripple carry binary adder because the carry propagates ripples from one stage to the next stage.

## Binary Subtractor

The circuit, which performs the subtraction of two binary numbers is known as Binary subtractor. We can implement Binary subtractor in following two methods.

- Cascade Full subtractors
- 2's complement method

In first method, we will get an n-bit binary subtractor by cascading ' $n$ ' Full subtractors. So, first you can implement

Halfsubtractor and Full subtractor, similar to Half adder \& Full adder. Then, you can implement an n-bit binary subtractor, by cascading ' $n$ ' Full subtractors. So, we will be having two separate circuits for binary addition and subtraction of two binary numbers.
In second method, we can use same binary adder for subtracting two binary numbers just by doing some modifications in the second input. So, internally binary addition operation takes place but, the output is resultant subtraction.
We know that the subtraction of two binary numbers A \& B can be written as,
$\mathrm{A}-\mathrm{B}=\mathrm{A}+\left(2^{\prime}\right.$ scomplimentofB)
$\Rightarrow \mathrm{A}-\mathrm{B}=\mathrm{A}+(1$ 'scomplimentofB $)+1$

## 4-bit Binary Subtractor

The 4-bit binary subtractor produces the subtraction of two 4-bit numbers. Let the 4bit binary numbers, $A=A 3 A 2 A 1 A 0$ and $B=B 3 B 2 B 1 B 0$. Internally, the operation of 4-bit Binary subtractor is similar to that of 4bit Binary adder. If the normal bits of binary number $A$, complemented bits of binary number $B$ and initial carry borrow, $\mathrm{C}_{\mathrm{in}}$ as one are applied to 4-bit Binary adder, then it becomes 4-bit Binary subtractor. The block diagram of 4-bit binary subtractor is shown in the following figure.


This 4-bit binary subtractor produces an output, which is having at most 5 bits. If Binary number A is greater than Binary number B, then MSB of the output is zero and the remaining bits hold the magnitude of A-B. If Binary number A is less than Binary number B, then MSB of the output is one. So, take the 2's complement of output in order to get the magnitude of A-B.
In this way, we can implement any higher order binary subtractor just by cascading the required number of Full adders with necessary modifications.

## Binary Adder / Subtractor

The circuit, which can be used to perform either addition or subtraction of two binary numbers at any time is known as Binary Adder / subtractor. Both, Binary adder and Binary subtractor contain a set of Full adders, which are cascaded. The input bits of binary number A are directly applied in both Binary adder and Binary subtractor.
There are two differences in the inputs of Full adders that are present in Binary adder and Binary subtractor.

- The input bits of binary number B are directly applied to Full adders in Binary adder, whereas the complemented bits of binary number B are applied to Full adders in Binary subtractor.
- The initial carry, $\mathrm{C}_{0}=0$ is applied in 4-bit Binary adder, whereas the initial carry borrowborrow, $\mathrm{C}_{0}=1$ is applied in 4-bit Binary subtractor.

We know that a 2-input Ex-OR gate produces an output, which is same as that of first input when other input is zero. Similarly, it produces an output, which is complement of first input when other input is one.
Therefore, we can apply the input bits of binary number B, to 2-input Ex-OR gates. The other input to all these Ex-OR gates is $\mathrm{C}_{0}$. So, based on the value of $\mathrm{C}_{0}$, the Ex-OR gates produce either the normal or complemented bits of binary number $B$.

## 4-bit Binary Adder / Subtractor

The 4-bit binary adder / subtractor produces either the addition or the subtraction of two 4-bit numbers based on the value of initial carry or borrow, $C_{0}$. Let the 4-bit binary numbers, $\mathrm{A}=\mathrm{A} 3 \mathrm{~A} 2 \mathrm{~A} 1 \mathrm{~A} 0 \mathrm{~A}=\mathrm{A} 3 \mathrm{~A} 2 \mathrm{~A} 1 \mathrm{~A} 0$ and $\mathrm{B}=\mathrm{B} 3 \mathrm{~B} 2 \mathrm{~B} 1 \mathrm{~B} 0 \mathrm{~B}=\mathrm{B} 3 \mathrm{~B} 2 \mathrm{~B} 1 \mathrm{~B} 0$. The operation of 4-bit Binary adder / subtractor is similar to that of 4-bit Binary adder and 4-bit Binary subtractor.
Apply the normal bits of binary numbers A and B \& initial carry or borrow, $\mathrm{C}_{0}$ from externally to a 4-bit binary adder. The block diagram of 4-bit binary adder / subtractor is shown in the following figure.


If initial carry, $C_{0}$ is zero, then each full adder gets the normal bits of binary numbers $\mathrm{A} \& \mathrm{~B}$. So, the 4-bit binary adder / subtractor produces an output, which is the addition of two binary numbers A \& B.
If initial borrow, $C_{0}$ is one, then each full adder gets the normal bits of binary number A \& complemented bits of binary number B . So, the 4-bit binary adder / subtractor produces an output, which is the subtraction of two binary numbers A \& B.
Therefore, with the help of additional Ex-OR gates, the same circuit can be used for both addition and subtraction of two binary numbers.
Decoders
Decoder is a combinational circuit that has ' $n$ ' input lines and maximum of $2^{n}$ output lines. One of these outputs will be active High based on the combination of inputs present, when the decoder is enabled. That means decoder detects a particular code. The outputs of the decoder are nothing but the min terms of ' $n$ ' input variables lineslines, when it is enabled.
2 to 4 Decoder
Let 2 to 4 Decoder has two inputs $A_{1} \& A_{0}$ and four outputs $Y_{3}, Y_{2}, Y_{1} \& Y_{0}$. The block diagram of 2 to 4 decoder is shown in the following figure.


One of these four outputs will be ' 1 ' for each combination of inputs when enable, $E$ is ' 1 '. The Truth table of 2 to 4 decoder is shown below.

| Enable | Inputs |  | Outputs |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathbf{E}$ | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{0}}$ | $\mathbf{Y}_{\mathbf{3}}$ | $\mathbf{Y}_{\mathbf{2}}$ | $\mathbf{Y}_{\mathbf{1}}$ | $\mathbf{Y}_{\mathbf{0}}$ |  |  |  |
| 0 | x | x | 0 | 0 | 0 | 0 |  |  |  |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 |  |  |  |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 |  |  |  |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 |  |  |  |
| 1 |  | 1 | 1 | 1 | 0 | 0 | 0 |  |  |

From Truth table, we can write the Boolean functions for each output as
$\mathrm{Y} 3=\mathrm{E} . \mathrm{A} 1 . \mathrm{A} 0$
$\mathrm{Y} 2=\mathrm{E} . \mathrm{A} 1 . \mathrm{A} 0^{\prime}$
$\mathrm{Y} 1=\mathrm{E} . \mathrm{Al}^{\prime} . \mathrm{A} 0$
$\mathrm{Y} 0=\mathrm{E} . \mathrm{Al}^{\prime} . \mathrm{A} 0^{\prime}$
Each output is having one product term. So, there are four product terms in total. We can implement these four product terms by using four AND gates having three inputs each \& two inverters. The circuit diagram of 2 to 4 decoder is shown in the following figure.


Therefore, the outputs of 2 to 4 decoder are nothing but the min terms of two input variables $A_{1} \& A_{0}$, when enable, E is equal to one. If enable, E is zero, then all the outputs of decoder will be equal to zero.
Similarly, 3 to 8 decoder produces eight min terms of three input variables $\mathrm{A}_{2}, \mathrm{~A}_{1} \& \mathrm{~A}_{0}$ and 4 to 16 decoder produces sixteen min terms of four input variables $\mathrm{A}_{3}, \mathrm{~A}_{2}, \mathrm{~A}_{1} \& \mathrm{~A}_{0}$.
Implementation of Higher-order Decoders
Now, let us implement the following two higher-order decoders using lower-order decoders.

- 3 to 8 decoder
- 4 to 16 decoder


## 3 to 8 Decoder

In this section, let us implement 3 to 8 decoder using 2 to 4 decoders. We know that 2 to 4 Decoder has two inputs, $A_{1} \& A_{0}$ and four outputs, $Y_{3}$ to $Y_{0}$. Whereas, 3 to 8 Decoder has three inputs $A_{2}, A_{1} \& A_{0}$ and eight outputs, $Y_{7}$ to $Y_{0}$. We can find the number of lower order decoders required for implementing higher order decoder using the following formula.
Requirednumberoflowerorderdecoders $=\mathrm{m} 2 \mathrm{~m} 1$ Requirednumberoflowerorderdecoders $=\mathrm{m} 2 / \mathrm{m} 1$
Where,
m 1 is the number of outputs of lower order decoder.
m 2 is the number of outputs of higher order decoder.
Here, $\mathrm{m} 1=4$ and $\mathrm{m} 2=8$. Substitute, these two values in the above formula.
Requirednumberof2to4decoders $=8 / 4=2$
Therefore, we require two 2 to 4 decoders for implementing one 3 to 8 decoder. The block diagram of 3 to 8 decoder using 2 to 4 decoders is shown in the following figure.


The parallel inputs $\mathrm{A}_{1} \& \mathrm{~A}_{0}$ are applied to each 2 to 4 decoder. The complement of input $\mathrm{A}_{2}$ is connected to Enable, E of lower 2 to 4 decoder in order to get the outputs, $Y_{3}$ to $Y_{0}$. These are the lower four min terms. The input, $A_{2}$ is directly connected to Enable, E of upper 2 to 4 decoder in order to get the outputs, $\mathrm{Y}_{7}$ to $\mathrm{Y}_{4}$. These are the higher four min terms.
4 to 16 Decoder
In this section, let us implement $\mathbf{4}$ to $\mathbf{1 6}$ decoder using $\mathbf{3}$ to $\mathbf{8}$ decoders. We know that 3 to 8 Decoder has three inputs
$A_{2}, A_{1} \& A_{0}$ and eight outputs, $Y_{7}$ to $Y_{0}$. Whereas, 4 to 16 Decoder has four inputs $A_{3}, A_{2}, A_{1} \& A_{0}$ and sixteen outputs, $\mathrm{Y}_{15}$ to $\mathrm{Y}_{0}$
We know the following formula for finding the number of lower order decoders required.
Requirednumberoflowerorderdecoders $=\mathrm{m} 2 / \mathrm{m} 1$
Substitute, $\mathrm{ml}=8$ and $\mathrm{m} 2=16$ in the above formula.
Requirednumberof3to8decoders $=16 / 8=2$
Therefore, we require two 3 to 8 decoders for implementing one 4 to 16 decoder. The block diagram of 4 to 16 decoder using 3 to 8 decoders is shown in the following figure.


The parallel inputs $A_{2}, A_{1} \& A_{0}$ are applied to each 3 to 8 decoder. The complement of input, $A 3$ is connected to Enable, E of lower 3 to 8 decoder in order to get the outputs, $Y_{7}$ to $Y_{0}$. These are the lower eight min terms. The input, $\mathrm{A}_{3}$ is directly connected to Enable, E of upper 3 to 8 decoder in order to get the outputs, $\mathrm{Y}_{15}$ to $\mathrm{Y}_{8}$. These are the higher eight min terms.

## Encoders

An Encoder is a combinational circuit that performs the reverse operation of Decoder. It has maximum of $2^{n}$ input lines and ' $n$ ' output lines. It will produce a binary code equivalent to the input, which is active High. Therefore, the encoder encodes $2^{n}$ input lines with ' $n$ ' bits. It is optional to represent the enable signal in encoders.

## 4 to 2 Encoder

Let 4 to 2 Encoder has four inputs $Y_{3}, Y_{2}, Y_{1} \& Y_{0}$ and two outputs $A_{1} \& A_{0}$. The block diagram of 4 to 2 Encoder is shown in the following figure.


At any time, only one of these 4 inputs can be ' 1 ' in order to get the respective binary code at the output. The Truth table of 4 to 2 encoder is shown below.

| Inputs |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{Y}_{3}$ | $\mathbf{Y}_{2}$ | $Y_{1}$ | $\mathbf{Y}_{0}$ | $\mathbf{A}_{1}$ | $\mathbf{A}_{0}$ |
| 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 1 |

From Truth table, we can write the Boolean functions for each output as
$\mathrm{A} 1=\mathrm{Y} 3+\mathrm{Y} 2$
$\mathrm{A} 0=\mathrm{Y} 3+\mathrm{Y} 1$
We can implement the above two Boolean functions by using two input OR gates. The circuit diagram of 4 to 2 encoder is shown in the following figure.


The above circuit diagram contains two OR gates. These OR gates encode the four inputs with two bits

## Octal to Binary Encoder

Octal to binary Encoder has eight inputs, $\mathrm{Y}_{7}$ to $\mathrm{Y}_{0}$ and three outputs $\mathrm{A}_{2}, \mathrm{~A}_{1} \& \mathrm{~A}_{0}$. Octal to binary encoder is nothing but 8 to 3 encoder. The block diagram of octal to binary Encoder is shown in the following figure.


At any time, only one of these eight inputs can be ' 1 ' in order to get the respective binary code. The Truth table of octal to binary encoder is shown below.

## Inputs

## Outputs

| $\mathbf{Y}_{\mathbf{7}}$ | $\mathbf{Y}_{\mathbf{6}}$ | $\mathbf{Y}_{\mathbf{5}}$ | $\mathbf{Y}_{\mathbf{4}}$ | $\mathbf{Y}_{\mathbf{3}}$ | $\mathbf{Y}_{\mathbf{2}}$ | $\mathbf{Y}_{\mathbf{1}}$ | $\mathbf{Y}_{\mathbf{0}}$ | $\mathbf{A}_{\mathbf{2}}$ | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{0}}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |

From Truth table, we can write the Boolean functions for each output as
$\mathrm{A} 2=\mathrm{Y} 7+\mathrm{Y} 6+\mathrm{Y} 5+\mathrm{Y} 4$
$\mathrm{A} 1=\mathrm{Y} 7+\mathrm{Y} 6+\mathrm{Y} 3+\mathrm{Y} 2$
$\mathrm{A} 0=\mathrm{Y} 7+\mathrm{Y} 5+\mathrm{Y} 3+\mathrm{Y} 1$
We can implement the above Boolean functions by using four input OR gates. The circuit diagram of octal to binary encoder is shown in the following figure.


The above circuit diagram contains three 4-input OR gates. These OR gates encode the eight inputs with three bits.
Drawbacks of Encoder

Following are the drawbacks of normal encoder.

- There is an ambiguity, when all outputs of encoder are equal to zero. Because, it could be the code corresponding to the inputs, when only least significant input is one or when all inputs are zero.
- If more than one input is active High, then the encoder produces an output, which may not be the correct code. For example, if both $Y_{3}$ and $Y_{6}$ are ' 1 ', then the encoder produces 111 at the output. This is neither equivalent code corresponding to $Y_{3}$, when it is ' 1 ' nor the equivalent code corresponding to $\mathrm{Y}_{6}$, when it is ' 1 '.

So, to overcome these difficulties, we should assign priorities to each input of encoder. Then, the output of encoder will be the binarybinary code corresponding to the active High inputss, which has higher priority. This encoder is called as priority encoder.

## Priority Encoder

A 4 to 2 priority encoder has four inputs $Y_{3}, Y_{2}, Y_{1} \& Y_{0}$ and two outputs $A_{1} \& A_{0}$. Here, the input, $Y_{3}$ has the highest priority, whereas the input, $\mathrm{Y}_{0}$ has the lowest priority. In this case, even if more than one input is ' 1 ' at the same time, the output will be the binary code corresponding to the input, which is having higher priority.
We considered one more output, $\mathbf{V}$ in order to know, whether the code available at outputs is valid or not.

- If at least one input of the encoder is ' 1 ', then the code available at outputs is a valid one. In this case, the output, V will be equal to 1 .
- If all the inputs of encoder are ' 0 ', then the code available at outputs is not a valid one. In this case, the output, V will be equal to 0 .

The Truth table of 4 to 2 priority encoder is shown below.

| Inputs | Outputs |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathbf{Y}_{\mathbf{3}}$ | $\mathbf{Y}_{\mathbf{2}}$ | $\mathbf{Y}_{\mathbf{1}}$ | $\mathbf{Y}_{\mathbf{0}}$ | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{0}}$ | $\mathbf{V}$ |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 |  |  |
| 0 | 0 | 1 | X | 0 | 1 | 1 |  |  |
| 0 | 1 | x | X | 1 | 0 | 1 |  |  |
| 1 | X | x | X | 1 | 1 | 1 |  |  |

Use 4 variable K-maps for getting simplified expressions for each output.


The simplified Boolean functions are
$\mathrm{A} 1=\mathrm{Y} 3+\mathrm{Y} 2$
$\mathrm{A} 0=\mathrm{Y} 3+\mathrm{Y} 2^{\prime} \mathrm{Y} 1$
Similarly, we will get the Boolean function of output, V as
$\mathrm{V}=\mathrm{Y} 3+\mathrm{Y} 2+\mathrm{Y} 1+\mathrm{Y} 0$
We can implement the above Boolean functions using logic gates. The circuit diagram of 4 to 2 priority encoder is shown in the following figure.


The above circuit diagram contains two 2 -input OR gates, one 4 -input OR gate, one 2input AND gate \& an inverter. Here AND gate \& inverter combination are used for producing a valid code at the outputs, even when multiple inputs are equal to ' 1 ' at the same time. Hence, this circuit encodes the four inputs with two bits based on the priority assigned to each input.

## Multiplexers

Multiplexer is a combinational circuit that has maximum of $2^{n}$ data inputs, ' $n$ ' selection lines and single output line. One of these data inputs will be connected to the output based on the values of selection lines.
Since there are ' $n$ ' selection lines, there will be $2^{n}$ possible combinations of zeros and ones. So, each combination will select only one data input. Multiplexer is also called as Mux.

## 4x1 Multiplexer

$4 \times 1$ Multiplexer has four data inputs $I_{3}, I_{2}, I_{1} \& I_{0}$, two selection lines $s_{1} \& s_{0}$ and one output $Y$. The block diagram of $4 \times 1$ Multiplexer is shown in the following figure.


One of these 4 inputs will be connected to the output based on the combination of inputs present at these two selection lines. Truth table of $4 \times 1$ Multiplexer is shown below.

| Selection Lines |  |  |
| :--- | :--- | :--- |
| $\mathbf{S}_{\mathbf{1}}$ | $\mathbf{S}_{\mathbf{0}}$ | Output |
| 0 | 0 | $\mathrm{I}_{0}$ |
| 0 | 1 | $\mathrm{I}_{1}$ |
| 1 | 0 | $\mathrm{I}_{2}$ |
| 1 | 1 | $\mathrm{I}_{3}$ |

From Truth table, we can directly write the Boolean function for output, Y Y=S1'S0'I0+S1'S0I1+S1S0'I2+S1S0I3 We can implement this Boolean function using Inverters, AND gates \& OR gate. The circuit diagram of 4x1 multiplexer is shown in the following figure.


We can easily understand the operation of the above circuit. Similarly, you can implement $8 \times 1$ Multiplexer and $16 \times 1$
multiplexer by following the same procedure.
Implementation of Higher-order Multiplexers.
Now, let us implement the following two higher-order Multiplexers using lower-order Multiplexers.

- 8 x1 Multiplexer
- 16x1 Multiplexer


## 8x1 Multiplexer

In this section, let us implement 8 x 1 Multiplexer using 4 x 1 Multiplexers and 2 x 1 Multiplexer. We know that 4 x 1 Multiplexer has 4 data inputs, 2 selection lines and one output. Whereas, $8 \times 1$ Multiplexer has 8 data inputs, 3 selection lines and one output.
So, we require two $\mathbf{4 x 1}$ Multiplexers in first stage in order to get the 8 data inputs. Since, each 4x1 Multiplexer produces one output, we require a $\mathbf{2 x 1}$ Multiplexer in second stage by considering the outputs of first stage as inputs and to produce the final output.
Let the $8 x 1$ Multiplexer has eight data inputs $I_{7}$ to $I_{0}$, three selection lines $s_{2}, s_{1} \& s 0$ and one output Y. The Truth table of $8 \times 1$ Multiplexer is shown below.

| Selection Inputs |  | Output |  |
| :--- | :--- | :--- | :--- |
| $\mathbf{S}_{\mathbf{2}}$ | $\mathbf{S}_{\mathbf{1}}$ | $\mathbf{S}_{\mathbf{0}}$ | $\mathbf{Y}$ |
| 0 | 0 | 0 | $\mathrm{I}_{0}$ |
| 0 | 0 | 1 | $\mathrm{I}_{1}$ |
| 0 | 1 | 0 | $\mathrm{I}_{2}$ |
| 0 | 1 | 1 | $\mathrm{I}_{3}$ |
| 1 | 0 | 0 | $\mathrm{I}_{4}$ |
| 1 | 0 | 1 | $\mathrm{I}_{5}$ |
| 1 | 1 | 0 | $\mathrm{I}_{6}$ |
| 1 | 1 | 1 | $\mathrm{I}_{7}$ |

We can implement $8 x 1$ Multiplexer using lower order Multiplexers easily by considering the above Truth table. The block diagram of $8 \times 1$ Multiplexer is shown in the following figure.


The same selection lines, $\mathbf{s}_{\mathbf{1}} \boldsymbol{\&} \mathbf{s}_{\mathbf{0}}$ are applied to both 4 x 1 Multiplexers. The data inputs of upper 4 x 1 Multiplexer are $\mathrm{I}_{7}$ to $\mathrm{I}_{4}$ and the data inputs of lower $4 \times 1$ Multiplexer are $\mathrm{I}_{3}$ to $\mathrm{I}_{0}$. Therefore, each $4 \times 1$ Multiplexer produces an output based on the values of selection lines, $\mathrm{s}_{1} \& \mathrm{~s}_{0}$.
The outputs of first stage $4 \times 1$ Multiplexers are applied as inputs of $2 \times 1$ Multiplexer that is present in second stage. The other selection line, $\mathbf{s}_{\mathbf{2}}$ is applied to $2 \times 1$ Multiplexer.

- If $s_{2}$ is zero, then the output of $2 \times 1$ Multiplexer will be one of the 4 inputs $I_{3}$ to $I_{0}$ based on the values of selection lines $\mathrm{s}_{1} \& \mathrm{~s}_{0}$.
- If $s_{2}$ is one, then the output of $2 x 1$ Multiplexer will be one of the 4 inputs $I_{7}$ to $I_{4}$ based on the values of selection lines $\mathrm{s}_{1} \& \mathrm{~s}_{0}$.

Therefore, the overall combination of two $4 \times 1$ Multiplexers and one 2 x 1 Multiplexer performs as one 8 x 1 Multiplexer. 16x1 Multiplexer
In this section, let us implement $16 x 1$ Multiplexer using $8 x 1$ Multiplexers and $2 x 1$ Multiplexer. We know that $8 x 1$ Multiplexer has 8 data inputs, 3 selection lines and one output. Whereas, 16x1 Multiplexer has 16 data inputs, 4 selection lines and one output.
So, we require two $\mathbf{8 x 1}$ Multiplexers in first stage in order to get the 16 data inputs. Since, each $8 x 1$ Multiplexer produces one output, we require a $2 x 1$ Multiplexer in second stage by considering the outputs of first stage as inputs and to produce the final output.
Let the $16 \times 1$ Multiplexer has sixteen data inputs $I_{15}$ to $I_{0}$, four selection lines $s_{3}$ to $s_{0}$ and one output Y. The Truth table of $16 \times 1$ Multiplexer is shown below.

| Selection Inputs |  |  |  | Output <br> Y |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{S}_{3}$ | $\mathbf{S}_{2}$ | $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ |  |
| 0 | 0 | 0 | 0 | $\mathrm{I}_{0}$ |
| 0 | 0 | 0 | 1 |  |
| 0 | 0 | 1 | 0 | $\mathrm{I}_{2}$ |
| 0 | 0 | 1 | 1 |  |
| 0 | 1 | 0 | 0 | $\mathrm{I}_{4}$ |
| 0 | 1 | 0 | 1 | $\mathrm{I}_{5}$ |
| 0 | 1 | 1 | 0 | $\mathrm{I}_{6}$ |
| 0 | 1 |  | 1 | $\mathrm{I}_{7}$ |
| 1 | 0 | 0 | 0 | $\mathrm{I}_{8}$ |
| 1 |  | 0 | 1 | $\mathrm{I}_{9}$ |
| 1 | 0 | 1 | 0 | $\mathrm{I}_{10}$ |
|  | 0 | 1 | 1 | $\mathrm{I}_{11}$ |
| 1 | 1 | 0 | 0 | $\mathrm{I}_{12}$ |
| 1 | 1 | 0 | 1 | $\mathrm{I}_{13}$ |
| 1 | 1 | 1 | 0 | $\mathrm{I}_{14}$ |
| 1 | 1 | 1 | 1 | $\mathrm{I}_{15}$ |

We can implement 16x1 Multiplexer using lower order Multiplexers easily by considering the above Truth table.
The block diagram of $16 \times 1$ Multiplexer is shown in the following figure.


The same selection lines, $\mathbf{s}_{\mathbf{2}}, \mathbf{s}_{\mathbf{1}} \boldsymbol{\&} \mathbf{s}_{\mathbf{0}}$ are applied to both 8 x 1 Multiplexers. The data inputs of upper $8 \times 1$ Multiplexer are $\mathrm{I}_{15}$ to $\mathrm{I}_{8}$ and the data inputs of lower 8 x 1 Multiplexer are $\mathrm{I}_{7}$ to $\mathrm{I}_{0}$. Therefore, each 8 x 1 Multiplexer produces an output based on the values of selection lines, $\mathrm{s}_{2}, \mathrm{~s}_{1} \& \mathrm{~s}_{0}$.
The outputs of first stage $8 \times 1$ Multiplexers are applied as inputs of $2 \times 1$ Multiplexer that is present in second stage. The other selection line, $\mathbf{s}_{3}$ is applied to $2 \times 1$ Multiplexer.

- If $s_{3}$ is zero, then the output of $2 \times 1$ Multiplexer will be one of the 8 inputs $\mathrm{Is}_{7}$ to $\mathrm{I}_{0}$ based on the values of selection lines $\mathrm{s}_{2}, \mathrm{~s}_{1} \& \mathrm{~s}_{0}$.
- If $s_{3}$ is one, then the output of $2 x 1$ Multiplexer will be one of the 8 inputs $I_{15}$ to $I_{8}$ based on the values of selection lines $\mathrm{s}_{2}, \mathrm{~s}_{1} \& \mathrm{~s}_{0}$.

Therefore, the overall combination of two 8 x1 Multiplexers and one $2 \times 1$ Multiplexer performs as one $16 x 1$ Multiplexer.

## De-Multiplexers

De-Multiplexer is a combinational circuit that performs the reverse operation of Multiplexer. It has single input, ' $n$ ' selection lines and maximum of $2^{n}$ outputs. The input will be connected to one of these outputs based on the values of selection lines.
Since there are ' $n$ ' selection lines, there will be $2^{n}$ possible combinations of zeros and ones. So, each combination can select only one output. De-Multiplexer is also called as De-Mux.
1x4 De-Multiplexer
1 x 4 De-Multiplexer has one input I , two selection lines, $\mathrm{s}_{1} \& \mathrm{~s}_{0}$ and four outputs $\mathrm{Y}_{3}, \mathrm{Y}_{2}, \mathrm{Y}_{1} \& \mathrm{Y}_{0}$. The block diagram of $1 \mathrm{x} 4 \mathrm{De}-\mathrm{Multiplexer}$ is shown in the following figure.


The single input ' $I$ ' will be connected to one of the four outputs, $\mathrm{Y}_{3}$ to $\mathrm{Y}_{0}$ based on the values of selection lines $\mathrm{s}_{1}$ \& s0. The Truth table of 1 x 4 De-Multiplexer is shown below.

| Selection Inputs |  | Outputs |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{S}_{\mathbf{1}}$ | $\mathbf{S}_{\mathbf{0}}$ | $\mathbf{Y}_{\mathbf{3}}$ | $\mathbf{Y}_{\mathbf{2}}$ | $\mathbf{Y}_{\mathbf{1}}$ | $\mathbf{Y}_{\mathbf{0}}$ |
| 0 | 0 | 0 | 0 | 0 | $\mathbf{I}$ |
| 0 | 1 | 0 | 0 | $\mathbf{I}$ | 0 |
| 1 | 0 | 0 | $\mathbf{I}$ | 0 | 0 |


| 1 | 1 | $\mathbf{I}$ | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- |

From the above Truth table, we can directly write the Boolean functions for each output as
$\mathrm{Y} 3=\mathrm{s} 1 \mathrm{~s} 0 \mathrm{I}$
$\mathrm{Y} 2=\mathrm{s} 1 \mathrm{~s} 0$ ' I
$\mathrm{Y} 1=\mathrm{s} 1$ 's0 I
$\mathrm{Y} 0=s 1^{\prime} \mathrm{s} 0$ ' I
We can implement these Boolean functions using Inverters \& 3-input AND gates. The circuit diagram of 1x4 DeMultiplexer is shown in the following figure.


We can easily understand the operation of the above circuit. Similarly, you can implement 1x8 De-Multiplexer and 1x16 De-Multiplexer by following the same procedure.
Implementation of Higher-order De-Multiplexers
Now, let us implement the following two higher-order De-Multiplexers using lower-order De-Multiplexers.

- $1 \times 8$ De-Multiplexer
- 1x16 De-Multiplexer


## 1x8 De-Multiplexer

In this section, let us implement 1x8 De-Multiplexer using 1x4 De-Multiplexers and 1x2 De-Multiplexer. We know that 1 x 4 De-Multiplexer has single input, two selection lines and four outputs. Whereas, 1x8 De-Multiplexer has single input, three selection lines and eight outputs.
So, we require two 1x4 De-Multiplexers in second stage in order to get the final eight outputs. Since, the number of inputs in second stage is two, we require 1x2 DeMultiplexer in first stage so that the outputs of first stage will be the inputs of second stage. Input of this 1x2 De-Multiplexer will be the overall input of 1x8 De-Multiplexer.
Let the $1 \times 8$ De-Multiplexer has one input $I$, three selection lines $s_{2}, s_{1} \& s_{0}$ and outputs $Y_{7}$ to $Y_{0}$. The Truth table of $1 \mathrm{x} 8 \mathrm{De}-\mathrm{Multiplexer}$ is shown below.

| Selection Inputs |  | Outputs |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{s}_{\mathbf{2}}$ | $\mathbf{s}_{\mathbf{1}}$ | $\mathbf{s}_{\mathbf{0}}$ | $\mathbf{Y}_{\mathbf{7}}$ | $\mathbf{Y}_{\mathbf{6}}$ | $\mathbf{Y}_{\mathbf{5}}$ | $\mathbf{Y}_{\mathbf{4}}$ | $\mathbf{Y}_{\mathbf{3}}$ | $\mathbf{Y}_{\mathbf{2}}$ | $\mathbf{Y}_{\mathbf{1}}$ | $\mathbf{Y}_{\mathbf{0}}$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\mathbf{I}$ |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | $\mathbf{I}$ | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | $\mathbf{I}$ | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | $\mathbf{I}$ | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | $\mathbf{I}$ | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | $\mathbf{I}$ | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | $\mathbf{I}$ | 0 | 0 | 0 | 0 | 0 | 0 |


| 1 | 1 | 1 | $\mathbf{I}$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

We can implement 1x8 De-Multiplexer using lower order Multiplexers easily by considering the above Truth table. The block diagram of 1 x 8 De-Multiplexer is shown in the following figure.


The common selection lines, $\mathbf{s}_{\mathbf{1}} \boldsymbol{\&} \mathbf{s}_{\mathbf{0}}$ are applied to both 1 x 4 De-Multiplexers. The outputs of upper 1 x 4 DeMultiplexer are $\mathrm{Y}_{7}$ to $\mathrm{Y}_{4}$ and the outputs of lower 1x4 De-Multiplexer are $\mathrm{Y}_{3}$ to $\mathrm{Y}_{0}$.
The other selection line, $\mathbf{s}_{\mathbf{2}}$ is applied to 1 x 2 De -Multiplexer. If $\mathrm{s}_{2}$ is zero, then one of the four outputs of lower 1 x 4 De-Multiplexer will be equal to input, I based on the values of selection lines $s_{1} \& s_{0}$. Similarly, if $s_{2}$ is one, then one of the four outputs of upper 1 x 4 DeMultiplexer will be equal to input, $I$ based on the values of selection lines $\mathrm{s}_{1} \& \mathrm{~s}_{0}$.

## 1x16 De-Multiplexer

In this section, let us implement 1x16 De-Multiplexer using 1x8 De-Multiplexers and 1x2 De-Multiplexer. We know that 1x8 De-Multiplexer has single input, three selection lines and eight outputs. Whereas, 1x16 De-Multiplexer has single input, four selection lines and sixteen outputs.
So, we require two 1x8 De-Multiplexers in second stage in order to get the final sixteen outputs. Since, the number of inputs in second stage is two, we require 1x2 DeMultiplexer in first stage so that the outputs of first stage will be the inputs of second stage. Input of this 1x2 De-Multiplexer will be the overall input of 1x16 De-Multiplexer.
Let the 1 x16 De-Multiplexer has one input $I$, four selection lines $s_{3}, s_{2}, s_{1} \& s_{0}$ and outputs $Y_{15}$ to $Y_{0}$. The block diagram of 1 x16 De-Multiplexer using lower order Multiplexers is shown in the following figure.


The common selection lines $\mathbf{s}_{\mathbf{2}}, \mathbf{s}_{\mathbf{1}} \boldsymbol{\&} \mathbf{s}_{\mathbf{0}}$ are applied to both 1 x 8 De-Multiplexers. The outputs of upper 1x8 DeMultiplexer are $\mathrm{Y}_{15}$ to $\mathrm{Y}_{8}$ and the outputs of lower 1x8 DeMultiplexer are $\mathrm{Y}_{7}$ to $\mathrm{Y}_{0}$.
The other selection line, $s_{3}$ is applied to $1 x 2$ De-Multiplexer. If $s_{3}$ is zero, then one of the eight outputs of lower $1 x 8$ De-Multiplexer will be equal to input, I based on the values of selection lines $s_{2}, s_{1} \& s_{0}$. Similarly, if $s 3$ is one, then one of the 8 outputs of upper 1 x 8 De-Multiplexer will be equal to input, I based on the values of selection lines $\mathrm{s}_{2}, \mathrm{~s}_{1} \&$ $\mathrm{S}_{0}$.

## Unit-3

## Sequential Circuits

All these circuits have a set of outputss, which depends only on the combination of present inputs. The following figure shows the block diagram of sequential circuit.


This sequential circuit contains a set of inputs and outputss. The outputss of sequential circuit depends not only on the combination of present inputs but also on the previous outputss. Previous output is nothing but the present state. Therefore, sequential circuits contain combinational circuits along with memory storage elements. Some sequential circuits may not contain combinational circuits, but only memory elements.
Following table shows the differences between combinational circuits and sequential circuits.

| Combinational Circuits | Sequential Circuits |
| :--- | :--- |
| Outputs depend only on present <br> inputs. | Outputs depend on both present inputs and present <br> state. |
| Feedback path is not present. | Feedback path is present. |
| Memory elements are not required. | Memory elements are required. |
| Clock signal is not required. | Clock signal is required. |
| Easy to design. | Difficult to design. |

Types of Sequential Circuits
Following are the two types of sequential circuits -

- Asynchronous sequential circuits
- Synchronous sequential circuits


## Asynchronous sequential circuits

If some or all the outputs of a sequential circuit do not change affect with respect to active transition of clock signal, then that sequential circuit is called as Asynchronous sequential circuit. That means, all the outputs of asynchronous sequential circuits do not change affect at the same time. Therefore, most of the outputs of asynchronous sequential circuits are not in synchronous with either only positive edges or only negative edges of clock signal.

## Synchronous sequential circuits

If all the outputs of a sequential circuit change affect with respect to active transition of clock signal, then that sequential circuit is called as Synchronous sequential circuit. That means, all the outputs of synchronous sequential circuits change affect at the same time. Therefore, the outputs of synchronous sequential circuits are in synchronous
with either only positive edges or only negative edges of clock signal.

## Clock Signal and Triggering

Clock signal
Clock signal is a periodic signal and its ON time and OFF time need not be the same. We can represent the clock signal as a square wave, when both its ON time and OFF time are same. This clock signal is shown in the following figure.

n the above figure, square wave is considered as clock signal. This signal stays at logic High 5V5V for some time and stays at logic Low 0V0V for equal amount of time. This pattern repeats with some time period. In this case, the time period will be equal to either twice of ON time or twice of OFF time.
We can represent the clock signal as train of pulses, when ON time and OFF time are not same. This clock signal is shown in the following figure.


In the above figure, train of pulses is considered as clock signal. This signal stays at logic High 5V5V for some time and stays at logic Low 0 V 0 V for some other time. This pattern repeats with some time period. In this case, the time period will be equal to sum of ON time and OFF time.
The reciprocal of the time period of clock signal is known as the frequency of the clock signal. All sequential circuits are operated with clock signal. So, the frequency at which the sequential circuits can be operated accordingly the clock signal frequency has to be chosen.

## Types of Triggering

Following are the two possible types of triggering that are used in sequential circuits.

- Level triggering
- Edge triggering


## Level triggering

There are two levels, namely logic High and logic Low in clock signal. Following are the two types of level triggering.

- Positive level triggering
- Negative level triggering

If the sequential circuit is operated with the clock signal when it is in Logic High, then that type of triggering is known as Positive level triggering. It is highlighted in below figure.


If the sequential circuit is operated with the clock signal when it is in Logic Low, then that type of triggering is known as Negative level triggering. It is highlighted in the following figure.


## Edge triggering

There are two types of transitions that occur in clock signal. That means, the clock signal transitions either from Logic Low to Logic High or Logic High to Logic Low.
Following are the two types of edge triggering based on the transitions of clock signal.

- Positive edge triggering
- Negative edge triggering

If the sequential circuit is operated with the clock signal that is transitioning from Logic Low to Logic High, then that type of triggering is known as Positive edge triggering. It is also called as rising edge triggering. It is shown in the following figure.


If the sequential circuit is operated with the clock signal that is transitioning from Logic High to Logic Low, then that type of triggering is known as Negative edge triggering. It is also called as falling edge triggering. It is shown in the following figure.


## Latches

There are two types of memory elements based on the type of triggering that is suitable to operate it.

- Latches
- Flip-flops

Latches operate with enable signal, which is level sensitive. Whereas, flip-flops are edge sensitive. We will discuss about flip-flops in next chapter. Now, let us discuss about SR Latch \& D Latch one by one.

## SR Latch

SR Latch is also called as Set Reset Latch. This latch affects the outputs as long as the enable, E is maintained at ' 1 '. The circuit diagram of SR Latch is shown in the following figure.


This circuit has two inputs $S$ \& $R$ and two outputs $\mathrm{Qt} \& \mathrm{Qt}$ '. The upper NOR gate has two inputs R \&complement of present state, Qt' and produces next state, $\mathrm{Qt}+1$ when enable, E is ' 1 '.
Similarly, the lower NOR gate has two inputs $S \&$ present state, Qt and produces complement of next state, $\mathrm{Qt+1}$ ' when enable, E is ' 1 '.
We know that a 2-input NOR gate produces an output, which is the complement of another input when one of the input is ' 0 '. Similarly, it produces ' 0 ' output, when one of the input is ' 1 '.

- If $\mathrm{S}=1$, then next state $\mathrm{Qt+1}$ will be equal to ' 1 ' irrespective of present state, Qt values.
- If $\mathrm{R}=1$, then next state $\mathrm{Qt}+1$ will be equal to ' 0 ' irrespective of present state, Qt values.

At any time, only of those two inputs should be ' 1 '. If both inputs are ' 1 ', then the next state $\mathrm{Qt}+1$ value is undefined. The following table shows the state table of SR latch.

| $\mathbf{S}$ | $\mathbf{R}$ | $\mathbf{Q t + 1}$ |
| :--- | :--- | :--- |
| 0 | 0 | $\mathbf{Q t}$ |
| 0 | 1 | 0 |
| 1 | 0 | 1 |
| 1 | 1 | - |

Therefore, SR Latch performs three types of functions such as Hold, Set \& Reset based on the input conditions.

## D Latch

There is one drawback of SR Latch. That is the next state value can't be predicted when both the inputs $S \& R$ are one. So, we can overcome this difficulty by D Latch. It is also called as Data Latch. The circuit diagram of D Latch is shown in the following figure.


This circuit has single input D and two outputs Qt \& Qt'. D Latch is obtained from SR Latch by placing an inverter between $S$ amp; \& R inputs and connect $D$ input to $S$. That means we eliminated the combinations of $S \& R$ are of same value.

- If $\mathrm{D}=0 \rightarrow \mathrm{~S}=0 \& \mathrm{R}=1$, then next state $\mathrm{Qt}+1$ will be equal to ' 0 ' irrespective of present state, Qt values. This is corresponding to the second row of SR Latch state table.
- If $\mathrm{D}=1 \rightarrow \mathrm{~S}=1 \& \mathrm{R}=0$, then next state $\mathrm{Qt}+1$ will be equal to ' 1 ' irrespective of present state, Qt values. This is corresponding to the third row of SR Latch state table.

The following table shows the state table of D latch.


Therefore, D Latch Hold the information that is available on data input, D. That means the output of D Latch is sensitive to the changes in the input, D as long as the enable is High.
In this chapter, we implemented various Latches by providing the cross coupling between NOR gates. Similarly, you can implement these Latches using NAND gates

## Flip-Flops

In first method, cascade two latches in such a way that the first latch is enabled for every positive clock pulse and second latch is enabled for every negative clock pulse. So that the combination of these two latches become a flip-flop. In second method, we can directly implement the flip-flop, which is edge sensitive. In this chapter, let us discuss the following flip-flops using second method.

- SR Flip-Flop
- D Flip-Flop
- JK Flip-Flop
- T Flip-Flop


## SR Flip-Flop

SR flip-flop operates with only positive clock transitions or negative clock transitions. Whereas, SR latch operates with enable signal. The circuit diagram of SR flip-flop is shown in the following figure.


This circuit has two inputs $S \& R$ and two outputs Qt \& Qt'. The operation of SR flip is similar to SR Latch. But, this flip-flop affects the outputs only when positive transition of the clock signal is applied instead of active enable.
The following table shows the state table of SR flip-flop.

| $\mathbf{S}$ | $\mathbf{R}$ | $\mathbf{Q t + 1}$ |
| :--- | :--- | :--- |
| 0 | 0 | Qt |
| 0 | 1 | 0 |
| 1 | 0 | 1 |
| 1 | 1 | - |

Here, Qtt \& Qt+1t+1 are present state \& next state respectively. So, SR flip-flop can be used for one of these three functions such as Hold, Reset \& Set based on the input conditions, when positive transition of clock signal is applied. The following table shows the characteristic table of SR flip-flop.

| Present Inputs |  | Present State | Next State |
| :--- | :--- | :--- | :--- |
| $\mathbf{S}$ | $\mathbf{R}$ | Qt | Qt+1 |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | x |
| 1 |  |  | 1 |

By using three variable K-Map, we can get the simplified expression for next state, $\mathrm{Qt}+1$. The three variable KMap for next state, $\mathrm{Qt}+1$ is shown in the following figure.


The maximum possible groupings of adjacent ones are already shown in the figure. Therefore, the simplified expression for next state $\mathrm{Qt+1}$ is
$Q(t+1)=S+R^{\prime} Q(t)$

## D Flip-Flop

D flip-flop operates with only positive clock transitions or negative clock transitions. Whereas, D latch operates with enable signal. That means, the output of D flip-flop is insensitive to the changes in the input, D except for active transition of the clock signal. The circuit diagram of $D$ flip-flop is shown in the following figure.


This circuit has single input D and two outputs $\mathrm{Qt} \& \mathrm{Qt}$. The operation of D flip-flop is similar to D Latch. But, this flip-flop affects the outputs only when positive transition of the clock signal is applied instead of active enable.
The following table shows the state table of D flip-flop.

| D | Qt+1 |
| :--- | :--- |
| 0 | 0 |
| 1 | 1 |

Therefore, D flip-flop always Hold the information, which is available on data input, D of earlier positive transition of clock signal. From the above state table, we can directly write the next state equation as Qt+1 = D
Next state of D flip-flop is always equal to data input, D for every positive transition of the clock signal. Hence, D flipflops can be used in registers, shift registers and some of the counters.
JK Flip-Flop
JK flip-flop is the modified version of SR flip-flop. It operates with only positive clock transitions or negative clock transitions. The circuit diagram of JK flip-flop is shown in the following figure.


This circuit has two inputs J \& K and two outputs Qtt \&Qtt'. The operation of JK flip-flop is similar to SR flip-flop. Here, we considered the inputs of SR flip-flop as $\mathbf{S}=\mathbf{J} \mathbf{Q t}$ ' and $\mathbf{R}=\mathbf{K Q t}$ in order to utilize the modified SR flip-flop for 4 combinations of inputs.
The following table shows the state table of JK flip-flop.

|  | $\mathbf{J}$ | $\mathbf{K}$ | $\mathbf{Q t + 1}$ |
| :--- | :--- | :--- | :--- |
| 0 | 0 | $\mathbf{Q t}$ |  |
| 0 | 1 | 0 |  |
| 1 | 0 | 1 |  |
|  | 1 | 1 | Qt' $^{\prime}$ |

Here, Qt \& Qt+1 are present state \& next state respectively. So, JK flip-flop can be used for one of these four functions such as Hold, Reset, Set\& Complement of present state based on the input conditions, when positive transition of clock signal is applied. The following table shows the characteristic table of JK flip-flop.

| Present Inputs |  | Present State | Next State |
| :--- | :--- | :--- | :--- |
| J | K | Qt | Qt+1 |


| 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |

By using three variable K-Map, we can get the simplified expression for next state, Qt+1. Three variable K-Map for next state, $\mathrm{Qt+1}$ is shown in the following figure.


The maximum possible groupings of adjacent ones are already shown in the figure. Therefore, the simplified expression for next state $\mathrm{Qt+1}$ is
$\mathrm{Q}(\mathrm{t}+1)=\mathrm{JQ}(\mathrm{t})^{\prime}+\mathrm{K}^{\prime} \mathrm{Q}(\mathrm{t})$

## T Flip-Flop

T flip-flop is the simplified version of JK flip-flop. It is obtained by connecting the same input ' T ' to both inputs of JK flip-flop. It operates with only positive clock transitions or negative clock transitions. The circuit diagram of T flipflop is shown in the following figure.


This circuit has single input T and two outputs Qt \& Qt'. The operation of T flip-flop is same as that of JK flip-flop. Here, we considered the inputs of JK flip-flop as $\mathbf{J}=\mathbf{T}$ and $\mathbf{K}=\mathbf{T}$ in order to utilize the modified JK flip-flop for 2 combinations of inputs. So, we eliminated the other two combinations of $\mathbf{J} \& \mathrm{~K}$, for which those two values are complement to each other in T flip-flop.
The following table shows the state table of T flip-flop.


Here, Qt \& Qt+1 are present state \& next state respectively. So, T flip-flop can be used for one of these two functions such as Hold, \& Complement of present state based on the input conditions, when positive transition of clock signal is applied. The following table shows the characteristic table of T flip-flop.

| Inputs | Present State | Next State |
| :--- | :--- | :--- |
| $\mathbf{T}$ | Qt | Qt+1 |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

From the above characteristic table, we can directly write the next state equation as
$\mathrm{Q}(\mathrm{t}+1)=\mathrm{T}^{\prime} \mathrm{Q}(\mathrm{t})+\mathrm{TQ}(\mathrm{t})^{\prime}$
$\Rightarrow \mathrm{Q}(\mathrm{t}+1)=\mathrm{T} \oplus \mathrm{Q}(\mathrm{t})$
The output of T flip-flop always toggles for every positive transition of the clock signal, when input T remains at logic High 1. Hence, T flip-flop can be used in counters.
In this chapter, we implemented various flip-flops by providing the cross coupling between NOR gates. Similarly, you can implement these flip-flops by using NAND gates.

## Master-Slave Flip Flop

Basically, this type of flip flop can be designed with two JK FFs by connecting in series. One of these FFs, one FF works as the master as well as other FF works as a slave. The connection of these FFs can be done like this, the master FF output can be connected to the inputs of the slave FF. Here slave FF's outputs can be connected to the inputs of the master FF.
In this type of FF, an inverter is also used addition to two FFs. The inverter connection can be done in such a way that where the inverted CLK pulse can be connected to the slave FF. In other terms, if CLK pulse is 0 for a master FF, then CLK pulse will be 1 for a slave FF. Similarly, when CLK pulse is 1 for master FF, then CLK pulse will be 0 for slave FF.

master-slave-flip-flop-circuit

## Master-Slave FF Working

Whenever the CLK pulse goes to high which means 1, then the slave can be separated; the inputs like J \& K may change the condition of the system.
The slave FF can be is detached until the CLK pulse goes to low which means to 0 . Whenever the CLK pulse goes back to low-state, then the data can be transmitted from the master FF to the slave FF and finally, the o/p can be obtained.
Shift Registers
one flip-flop can store one-bit of information. In order to store multiple bits of information, we require multiple flipflops. The group of flip-flops, which are used to hold storestore the binary data is known as register.
If the register is capable of shifting bits either towards right hand side or towards left hand side is known as shift register. An ' $N$ ' bit shift register contains ' $N$ ' flip-flops. Following are the four types of shift registers based on applying inputs and accessing of outputs.

- Serial In - Serial Out shift register
- Serial In - Parallel Out shift register
- Parallel In - Serial Out shift register
- Parallel In - Parallel Out shift register


## Serial In - Serial Out SISO Shift Register

The shift register, which allows serial input and produces serial output is known as Serial In - Serial Out SISO shift register. The block diagram of 3-bit SISO shift register is shown in the following figure.


This block diagram consists of three D flip-flops, which are cascaded. That means, output of one D flip-flop is connected as the input of next D flip-flop. All these flip-flops are synchronous with each other since, the same clock signal is applied to each one.
In this shift register, we can send the bits serially from the input of left most $D$ flip-flop. Hence, this input is also called as serial input. For every positive edge triggering of clock signal, the data shifts from one stage to the next. So, we can receive the bits serially from the output of right most $D$ flip-flop. Hence, this output is also called as serial output. Example
Let us see the working of 3-bit SISO shift register by sending the binary information " $\mathbf{0 1 1}$ " from LSB to MSB serially at the input.
Assume, initial status of the D flip-flops from leftmost to rightmost is Q2Q1Q0=000Q2Q1Q0=000. We can understand the working of 3-bit SISO shift register from the following table.

| No of positive edge of Clock | Serial Input | $\mathbf{Q}_{\mathbf{2}}$ | $\mathbf{Q}_{\mathbf{1}}$ | $\mathbf{Q}_{\mathbf{0}}$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | - | 0 | 0 | 0 |  |
| 1 | 1 LSB | 1 | 0 | 0 |  |
| 2 | 1 | 1 | 1 | 0 |  |
| 3 | 0 MSB | - | 0 | 1 | 1 LSB |
| 4 | - | - | 0 | 1 |  |
| 5 | - | - | - | 0 MSB |  |

The initial status of the D flip-flops in the absence of clock signal is $\mathrm{Q} 2 \mathrm{Q} 1 \mathrm{Q} 0=000$. Here, the serial output is coming from Q0. So, the LSB 11 is received at $3^{\text {rd }}$ positive edge of clock and the MSB 00 is received at $5^{\text {th }}$ positive edge of clock.
Therefore, the 3-bit SISO shift register requires five clock pulses in order to produce the valid output. Similarly, the N-
bit SISO shift register requires $\mathbf{2 N} \mathbf{N} \mathbf{- 1}$ clock pulses in order to shift ' $N$ ' bit information.

## Serial In - Parallel Out SIPO Shift Register

The shift register, which allows serial input and produces parallel output is known as Serial In - Parallel Out SIPOSIPO shift register. The block diagram of 3-bit SIPO shift register is shown in the following figure.


This circuit consists of three D flip-flops, which are cascaded. That means, output of one D flip-flop is connected as the input of next D flip-flop. All these flip-flops are synchronous with each other since, the same clock signal is applied to each one.
In this shift register, we can send the bits serially from the input of left most D flip-flop. Hence, this input is also called as serial input. For every positive edge triggering of clock signal, the data shifts from one stage to the next. In this case, we can access the outputs of each D flip-flop in parallel. So, we will get parallel outputs from this shift register.

## Example

Let us see the working of 3-bit SIPO shift register by sending the binary information " $\mathbf{0 1 1}$ " from LSB to MSB serially at the input.
Assume, initial status of the D flip-flops from leftmost to rightmost is Q2Q1Q0=000. Here, Q2Q2 \& Q0Q0 are MSB \& LSB respectively. We can understand the working of 3-bit SIPO shift register from the following table.

| No of positive edge of Clock | Serial Input | $\mathbf{Q}_{2}$ MSB | $\mathbf{Q}_{\mathbf{1}}$ | $\mathbf{Q}_{\mathbf{0}}$ LSB |
| :--- | :--- | :--- | :--- | :--- |
| 0 | - | 0 | 0 | 0 |
| 1 | 1LSB | 1 | 0 | 0 |
| 2 | 1 | 1 | 1 | 0 |
| 3 | 0MSB | 0 | 1 | 1 |

The initial status of the D flip-flops in the absence of clock signal is Q2Q1Q0=000. The binary information " $\mathbf{0 1 1}$ " is obtained in parallel at the outputs of D flip-flops for third positive edge of clock.
So, the 3-bit SIPO shift register requires three clock pulses in order to produce the valid output. Similarly, the $\mathbf{N}$-bit
SIPO shift register requires $\mathbf{N}$ clock pulses in order to shift ' $N$ ' bit information.

## Parallel In - Serial Out PISO Shift Register

The shift register, which allows parallel input and produces serial output is known as Parallel In - Serial Out PISOPISO shift register. The block diagram of 3-bit PISO shift register is shown in the following figure.


This circuit consists of three D flip-flops, which are cascaded. That means, output of one D flip-flop is connected as the input of next D flip-flop. All these flip-flops are synchronous with each other since, the same clock signal is applied to each one.
In this shift register, we can apply the parallel inputs to each D flip-flop by making Preset Enable to 1 . For every positive edge triggering of clock signal, the data shifts from one stage to the next. So, we will get the serial
output from the right most $D$ flip-flop.
Example
Let us see the working of 3-bit PISO shift register by applying the binary information " $\mathbf{0 1 1}$ " in parallel through preset inputs.
Since the preset inputs are applied before positive edge of Clock, the initial status of the D flip-flops from leftmost to rightmost will bQ2Q1Q0=011. We can understand the working of 3-bit PISO shift register from the following table.

| No of positive edge of Clock | $\mathbf{Q}_{\mathbf{2}}$ | $\mathbf{Q}_{\mathbf{1}}$ | $\mathbf{Q}_{\mathbf{0}}$ |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 1 LSB |
| 1 | - | 0 | 1 |
| 2 | - | - | OLSB |

Here, the serial output is coming from Q0. So, the LSB 11 is received before applying positive edge of clock and the MSB 00 is received at $2^{\text {nd }}$ positive edge of clock.
Therefore, the 3-bit PISO shift register requires two clock pulses in order to produce the valid output. Similarly, the N-
bit PISO shift register requires N-1 clock pulses in order to shift ' $N$ ' bit information.

## Parallel In - Parallel Out PIPO Shift Register

The shift register, which allows parallel input and produces parallel output is known as Parallel In - Parallel Out PIPOPIPO shift register. The block diagram of 3-bit PIPO shift register is shown in the following figure.


This circuit consists of three D flip-flops, which are cascaded. That means, output of one D flip-flop is connected as the input of next $D$ flip-flop. All these flip-flops are synchronous with each other since, the same clock signal is applied to each one.
In this shift register, we can apply the parallel inputs to each D flip-flop by making Preset Enable to 1. We can apply the parallel inputs through preset or clear. These two are asynchronous inputs. That means, the flip-flops produce the corresponding outputs, based on the values of asynchronous inputs. In this case, the effect of outputs is independent of clock transition. So, we will get the parallel outputs from each D flip-flop.
Example
Let us see the working of 3-bit PIPO shift register by applying the binary information " $\mathbf{0 1 1}$ " in parallel through preset inputs.
Since the preset inputs are applied before positive edge of Clock, the initial status of the D flip-flops from leftmost to rightmost will be Q2Q1Q0=011. So, the binary information " 011 " is obtained in parallel at the outputs of D flip-flops before applying positive edge of clock.
Therefore, the 3-bit PIPO shift register requires zero clock pulses in order to produce the valid output. Similarly, the $\mathbf{N}$-bit PIPO shift register doesn't require any clock pulse in order to shift ' N ' bit information.

## Microprocessor - 8085 Architecture

8085 is pronounced as "eighty-eighty-five" microprocessor. It is an 8-bit microprocessor designed by Intel in 1977 using NMOS technology.
It has the following configuration -

- 8-bit data bus
- 16-bit address bus, which can address upto 64 KB
- A 16-bit program counter
- A 16-bit stack pointer
- Six 8-bit registers arranged in pairs: BC, DE, HL
- Requires +5 V supply to operate at 3.2 MHZ single phase clock

It is used in washing machines, microwave ovens, mobile phones, etc.

## Unit-4

8085 Microprocessor - Functional Units
8085 consists of the following functional units -

## Accumulator

It is an 8-bit register used to perform arithmetic, logical, I/O \& LOAD/STORE operations. It is connected to internal data bus \& ALU.

## Arithmetic and logic unit

As the name suggests, it performs arithmetic and logical operations like Addition, Subtraction, AND, OR, etc. on 8-bit data.

## General purpose register

There are 6 general purpose registers in 8085 processor, i.e. B, C, D, E, H\& L. Each register can hold 8-bit data.
These registers can work in pair to hold 16-bit data and their pairing combination is like B-C, D-E \& H-L.

## Program counter

It is a 16-bit register used to store the memory address location of the next instruction to be executed. Microprocessor increments the program whenever an instruction is being executed, so that the program counter points to the memory address of the next instruction that is going to be executed.

## Stack pointer

It is also a 16 -bit register works like stack, which is always incremented/decremented by 2 during push \& pop operations.

## Temporary register

It is an 8-bit register, which holds the temporary data of arithmetic and logical operations.

## Flag register

It is an 8 -bit register having five 1 -bit flip-flops, which holds either 0 or 1 depending upon the result stored in the accumulator.
These are the set of 5 flip-flops -

- $\quad$ Sign (S)
- Zero (Z)
- Auxiliary Carry (AC)
- Parity (P)
- Carry (C)

Its bit position is shown in the following table -

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| S | Z |  | AC |  | P |  | CY |

## Instruction register and decoder

It is an 8-bit register. When an instruction is fetched from memory then it is stored in the Instruction register. Instruction decoder decodes the information present in the Instruction register.

## Timing and control unit

It provides timing and control signal to the microprocessor to perform operations. Following are the timing and control signals, which control external and internal circuits -

- Control Signals: READY, RD', WR', ALE
- Status Signals: S0, S1, IO/M'
- DMA Signals: HOLD, HLDA


## - RESET Signals: RESET IN, RESET OUT

## Interrupt control

As the name suggests it controls the interrupts during a process. When a microprocessor is executing a main program and whenever an interrupt occurs, the microprocessor shifts the control from the main program to process the incoming request. After the request is completed, the control goes back to the main program.
There are 5 interrupt signals in 8085 microprocessor: INTR, RST 7.5, RST 6.5, RST 5.5, TRAP.

## Serial Input/output control

It controls the serial data communication by using these two instructions: SID (Serial input data) and SOD (Serial output data).
Address buffer and address-data buffer
The content stored in the stack pointer and program counter is loaded into the address buffer and address-data buffer to communicate with the CPU. The memory and I/O chips are connected to these buses; the CPU can exchange the desired data with the memory and I/O chips.
Address bus and data bus
Data bus carries the data to be stored. It is bidirectional, whereas address bus carries the location to where it should be stored and it is unidirectional. It is used to transfer the data \& Address I/O devices.

## 8085 Architecture

We have tried to depict the architecture of 8085 with this following image -


## Microprocessor - 8085 Pin Configuration

The following image depicts the pin diagram of 8085 Microprocessor -


The pins of a 8085 microprocessor can be classified into seven groups -
Address bus
A15-A8, it carries the most significant 8-bits of memory/IO address.
Data bus
AD7-AD0, it carries the least significant 8-bit address and data bus.
Control and status signals
These signals are used to identify the nature of operation. There are 3 control signal and 3 status signals.
Three control signals are RD, WR \& ALE.

- $\quad \mathbf{R D}$ - This signal indicates that the selected IO or memory device is to be read and is ready for accepting data available on the data bus.
- WR - This signal indicates that the data on the data bus is to be written into a selected memory or IO location.
- $\mathbf{A L E}$ - It is a positive going pulse generated when a new operation is started by the microprocessor. When the pulse goes high, it indicates address. When the pulse goes down it indicates data.

Three status signals are IO/M, S0 \& S1.
IO/M
This signal is used to differentiate between IO and Memory operations, i.e. when it is high indicates IO operation and when it is low then it indicates memory operation.
S1 \& S0
These signals are used to identify the type of current operation.
Power supply
There are 2 power supply signals - VCC $\&$ VSS. VCC indicates +5 v power supply and VSS indicates ground signal.
Clock signals
There are 3 clock signals, i.e. X1, X2, CLK OUT.

- X1, X2 - A crystal (RC, LC N/W) is connected at these two pins and is used to set frequency of the internal clock generator. This frequency is internally divided by 2.
- CLK OUT - This signal is used as the system clock for devices connected with the microprocessor.

Interrupts \& externally initiated signals
Interrupts are the signals generated by external devices to request the microprocessor to perform a task. There are 5 interrupt signals, i.e. TRAP, RST 7.5, RST 6.5 , RST 5.5 , and INTR. We will discuss interrupts in detail in interrupts section.

- INTA - It is an interrupt acknowledgment signal.
- RESET IN - This signal is used to reset the microprocessor by setting the program counter to zero.
- RESET OUT - This signal is used to reset all the connected devices when the microprocessor is reset.
- READY - This signal indicates that the device is ready to send or receive data. If READY is low, then the CPU has to wait for READY to go high.
- HOLD - This signal indicates that another master is requesting the use of the address and data buses.
- HLDA (HOLD Acknowledge) - It indicates that the CPU has received the HOLD request and it will relinquish the bus in the next clock cycle. HLDA is set to low after the HOLD signal is removed.

Serial I/O signals
There are 2 serial signals, i.e. SID and SOD and these signals are used for serial communication.

- SOD (Serial output data line) - The output SOD is set/reset as specified by the SIM instruction.
- SID (Serial input data line) - The data on this line is loaded into accumulator whenever a RIM instruction is executed.


## Addressing Modes in 8085

These are the instructions used to transfer the data from one register to another register, from the memory to the register, and from the register to the memory without any alteration in the content. Addressing modes in 8085 is classified into 5 groups -
Immediate addressing mode
In this mode, the $8 / 16$-bit data is specified in the instruction itself as one of its operand. For example: MVI K, 20F: means 20 F is copied into register K .
Register addressing mode
In this mode, the data is copied from one register to another. For example: MOV K, B: means data in register B is copied to register K.
Direct addressing mode
In this mode, the data is directly copied from the given address to the register. For example: LDB 5000 K : means the data at address 5000 K is copied to register $B$.
Indirect addressing mode
In this mode, the data is transferred from one register to another by using the address pointed by the register. For example: MOV K, B: means data is transferred from the memory address pointed by the register to the register K.
Implied addressing mode
This mode doesn't require any operand; the data is specified by the opcode itself. For example: CMP.

## Interrupts in 8085

Interrupts are the signals generated by the external devices to request the microprocessor to perform a task. There are 5 interrupt signals, i.e. TRAP, RST 7.5, RST 6.5, RST 5.5, and INTR.
Interrupt are classified into following groups based on their parameter -

- Vector interrupt - In this type of interrupt, the interrupt address is known to the processor. For example: RST7.5, RST6.5, RST5.5, TRAP.
- Non-Vector interrupt - In this type of interrupt, the interrupt address is not known to the processor so, the interrupt address needs to be sent externally by the device to perform interrupts. For example: INTR.
- Maskable interrupt - In this type of interrupt, we can disable the interrupt by writing some instructions into the program. For example: RST7.5, RST6.5, RST5.5.
- Non-Maskable interrupt - In this type of interrupt, we cannot disable the interrupt by writing some instructions into the program. For example: TRAP.
- Software interrupt - In this type of interrupt, the programmer has to add the instructions into the program to execute the interrupt. There are 8 software interrupts in 8085 , i.e. RST0, RST1, RST2, RST3, RST4, RST5, RST6, and RST7.
- Hardware interrupt - There are 5 interrupt pins in 8085 used as hardware interrupts, i.e. TRAP, RST7.5, RST6.5, RST5.5, INTA.

Note - NTA is not an interrupt, it is used by the microprocessor for sending acknowledgement. TRAP has the highest priority, then RST7.5 and so on.
Interrupt Service Routine (ISR)
A small program or a routine that when executed, services the corresponding interrupting source is called an ISR.
TRAP
It is a non-maskable interrupt, having the highest priority among all interrupts. Bydefault, it is enabled until it gets acknowledged. In case of failure, it executes as ISR and sends the data to backup memory. This interrupt transfers the control to the location 0024 H .
RST7.5
It is a maskable interrupt, having the second highest priority among all interrupts. When this interrupt is executed, the processor saves the content of the PC register into the stack and branches to 003 CH address.
RST 6.5
It is a maskable interrupt, having the third highest priority among all interrupts. When this interrupt is executed, the processor saves the content of the PC register into the stack and branches to 0034 H address.
RST 5.5
It is a maskable interrupt. When this interrupt is executed, the processor saves the content of the PC register into the stack and branches to 002 CH address.
INTR
It is a maskable interrupt, having the lowest priority among all interrupts. It can be disabled by resetting the microprocessor.
When INTR signal goes high, the following events can occur -

- The microprocessor checks the status of INTR signal during the execution of each instruction.
- When the INTR signal is high, then the microprocessor completes its current instruction and sends active low interrupt acknowledge signal.
- When instructions are received, then the microprocessor saves the address of the next instruction on stack and executes the received instruction.


## Adding Two 8-bit Numbers

Write a program to add data at $3005 \mathrm{H} \& 3006 \mathrm{H}$ memory location and store the result at 3007 H memory location.
$(3005 \mathrm{H})=14 \mathrm{H}$
$(3006 \mathrm{H})=89 \mathrm{H}$

## Result -

$14 \mathrm{H}+89 \mathrm{H}=9 \mathrm{DH}$
The program code can be written like this -

```
INX H :"HL points 3006H"
ADD M :"Add second operand"
INX H :"HL points 3007H"
MOV M, A :"Store result at 3007H"
HLT :"Exit program"
```


## Exchanging the Memory Locations

Write a program to exchange the data at $5000 \mathrm{M} \& 6000 \mathrm{M}$ memory location.
LDA 5000M: "Getting the contents at5000M location into accumulator"
MOV B, A :"Save the contents into B register"
LDA 6000M: "Getting the contents at 6000M location into accumulator"
STA 5000M: "Store the contents of accumulator at address 5000M"
MOV A, B :"Get the saved contents back into A register"
STA 6000M: "Store the contents of accumulator at address 6000M"

## Arrange Numbers in an Ascending Order

Write a program to arrange first 10 numbers from memory address 3000 H in an ascending order.

## MVI B,09:"Initialize counter"

START :"LXI H, 3000H: Initialize memory pointer"
MVI C,09H:"Initialize counter 2"
BACK: MOV A, M :"Get the number"
INX H :"Increment memory pointer"
CMP M :"Compare number with next number"
JC SKIP :"If less, don't interchange"
JZ SKIP :"If equal, don’t interchange"
MOV D, M
MOV M, A
DCX H
MOV M, D
INX H :"Interchange two numbers"
SKIP:DCR C :"Decrement counter 2"
JNZ BACK :"If not zero, repeat"
DCR B :"Decrement counter 1 "
JNZ START
HLT :"Terminate program execution

## Instruction cycle in 8085 microprocessor

Time required to execute and fetch an entire instruction is called instruction cycle. It consists:

- Fetch cycle - The next instruction is fetched by the address stored in program counter (PC) and then stored in the instruction register.
- Decode instruction - Decoder interprets the encoded instruction from instruction register.
- Reading effective address - The address given in instruction is read from main memory and required data is fetched. The effective address depends on direct addressing mode or indirect addressing mode.
- Execution cycle - consists memory read (MR), memory write (MW), input output read (IOR) and input output write (IOW)
The time required by the microprocessor to complete an operation of accessing memory or input/output devices is called machine cycle. One time period of frequency of microprocessor is called $t$-state. A $t$-state is measured from the falling edge of one clock pulse to the falling edge of the next clock pulse.

Fetch cycle takes four t-states and execution cycle takes three t-states.


Machine Cycle 2
$2-$

$\qquad$
Instruction Cycle

Instruction cycle in $\mathbf{8 0 8 5}$ microprocessor
Timing


## Timing diagram for opcode fetch

Above diagram represents:

- $\mathbf{0 5}$ - lower bit of address where opcode is stored. Multiplexed address and data bus AD0-AD7 are used.
- $\mathbf{2 0}$ - higher bit of address where opcode is stored. Multiplexed address and data bus AD8-AD15 are used.
- ALE - Provides signal for multiplexed address and data bus. If signal is high or 1, multiplexed address and data bus will be used as address bus. To fetch lower bit of address, signal is 1 so that multiplexed bus can act as address bus. If signal is low or 0 , multiplexed bus will be used as data bus. When lower bit of address is fetched then it will act as data bus as the signal is low.
- RD (low active) - If signal is high or 1 , no data is read by microprocessor. If signal is low or 0 , data is read by microprocessor.
- WR (low active) - If signal is high or 1 , no data is written by microprocessor. If signal is low or 0 , data is written by microprocessor.
- IO/M (low active) and $\mathbf{S 1}, \mathbf{S 0}$ - If signal is high or 1 , operation is performing on input output. If signal is low or 0 , operation is performing on memory.


## Unit-5

## Programmable peripheral interface 8255

PPI 8255 is a general purpose programmable I/O device designed to interface the CPU with its outside world such as ADC, DAC, keyboard etc. We can program it according to the given condition. It can be used with almost any microprocessor.

It consists of three 8-bit bidirectional I/O ports i.e. PORT A, PORT B and PORT C. We can assign different ports as input or output functions.

## Block diagram -



It consists of 40 pins and operates in +5 V regulated power supply. Port C is further divided into two 4 -bit ports i.e. port C lower and port C upper and port C can work in either BSR (bit set rest) mode or in mode 0 of input-output mode of 8255 . Port B can work in either mode 0 or in mode 1 of input-output mode. Port A can work either in mode 0 , mode 1 or mode 2 of input-output mode.

It has two control groups, control group A and control group B. Control group A consist of port A and port C upper. Control group $B$ consists of port $C$ lower and port $B$.

Depending upon the value if CS', A1 and A0 we can select different ports in different modes as inputoutput function or BSR. This is done by writing a suitable word in control register (control word D0-D7).

| CS' | A1 | A0 | Selection | Address |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | PORT A | 80 H |
| 0 | 0 | 1 | PORT B | 81 H |
| 0 | 1 | 0 | PORT C | 82 H |
| 0 | 1 | 1 | Control Register | 83 H |
| 1 | X | X | No Selection | X |

Pin diagram -


- PA0 - PA7 - Pins of port A
- PB0 - PB7 - Pins of port B
- PC0 - PC7 - Pins of port C
- D0 - D7 - Data pins for the transfer of data
- RESET - Reset input
- RD' - Read input
- WR' - Write input
- $\mathbf{C S}^{\prime}$ - Chip select
- A1 and A0 - Address pins


## Operating modes -

1. Bit
set
reset
(BSR)
mode
If MSB of control word (D7) is 0, PPI works in BSR mode. In this mode only port C bits are used for set or reset.

## CONTROL REGISTER IN BSR MODE


2. Input-Output
mode
If MSB of control word (D7) is 1, PPI works in input-output mode. This is further divided into three modes:

- Mode $\mathbf{0}$-In this mode all the three ports (port A, B, C) can work as simple input function or simple output function. In this mode there is no interrupt handling capacity.
- Mode 1 - Handshake I/O mode or strobbed I/O mode. In this mode either port A or port B can work as simple input port or simple output port, and port C bits are used for handshake signals before actual data transmission. It has interrupt handling capacity and input and output are latched. Example: A CPU wants to transfer data to a printer. In this case since speed of processor is very fast as compared to relatively slow printer, so before actual data
transfer it will send handshake signals to the printer for synchronization of the speed of the CPU and the peripherals.

- Mode 2 - Bi-directional data bus mode. In this mode only port A works, and port B can work either in mode 0 or mode 1.6 bits port C are used as handshake signals. It also has interrupt handling capacity.


## Example of Interfacing Seven Segments LED Display with 8085

## Seven segments LED display :

A seven-segment LED is a kind of LED(Light Emitting Diode) consisting of 7 small LEDs it usually comes with the microprocessor's as we commonly need to interface them with microprocessors like 8085.

## Structure of Seven Segments LED :

- The LED in Seven Segment display are arranged as below

- It can be used to represent numbers from 0 to 8 with a decimal point.
- We have eight segments in a Seven Segment LED display consisting of 7 segments which include '. '.
- The seven segments are denoted as "a, b, c, d, e, f, g, h" respectively, and '. ' is represented by "h"

Interfacing Seven Segment Display with 8085 :
We will see a program to Interfacing Seven Segment Display with 8085 assuming address decoders with an address of AE H.
Note logic needed for activation -

- Common Anode - 0 will make an LED glow.
- Common Cathode - 1 will make an LED glow.

Common Anode Method :

Here we are using a common anode display therefore 0 logic is needed to activate the segment. Suppose to display number 9 at the seven-segment display, therefore the segments $\mathrm{F}, \mathrm{G}, \mathrm{B}, \mathrm{A}, \mathrm{C}$, and D have to be activated.

The instructions to execute it is given as,
MVI A,99

## OUT AE

- First, we are storing the 99 H in the accumulator i.e. 10010000 by using MVI instruction.
- By OUT instruction we are sending the data stored in the accumulator to the port AFH


## Common Cathode Method :

Here we are using common cathode 1 logic is needed to activate the signal. Suppose to display number 9 at the seven-segment display, therefore the segments F, G, B, A, C, and D have to be activated.

The instructions to execute it is given as,
MVI A, 6 F
OUT AE

- First, we are storing the 6 FH in the accumulator i.e. 01101111 by using MVI instruction.
- By OUT instruction we are sending the data stored in the accumulator to the port AFH

